

# x86-64 Programming I

CSE 351 Spring 2020

**Instructor:**

Ruth Anderson

**Teaching Assistants:**

Alex Olshanskyy

Rehaan Bhimani

Callum Walker

Chin Yeoh

Diya Joy

Eric Fan

Edan Sneh

Jonathan Chen

Jeffery Tian

Millicent Li


Melissa Birchfield

Porter Jones

Joseph Schafer

Connie Wang

Eddy (Tianyi) Zhou



<http://www.smbc-comics.com/?id=2999>

# Administrivia

- ❖ hw7 due Friday – **11am**, hw8 due Monday – **11am**
- ❖ Lab 1b due Monday (4/20)
  - Submit `bits.c` and `lab1Breflect.txt`
- ❖ **You must log on with your @uw google account to access!!**
  - **Google doc** for 11:30 Lecture: <https://tinyurl.com/351-04-15A>
  - **Google doc** for 2:30 Lecture: <https://tinyurl.com/351-04-15B>
- ❖ Week 2 Feedback Survey
  - <https://catalyst.uw.edu/webq/survey/rea2000/388285>

# Roadmap

C:

```
car *c = malloc(sizeof(car));
c->miles = 100;
c->gals = 17;
float mpg = get_mpg(c);
free(c);
```

Java:

```
Car c = new Car();
c.setMiles(100);
c.setGals(17);
float mpg =
    c.getMPG();
```

- Memory & data
- Integers & floats
- x86 assembly**
- Procedures & stacks
- Executables
- Arrays & structs
- Memory & caches
- Processes
- Virtual memory
- Memory allocation
- Java vs. C

Assembly language:

```
get_mpg:
    pushq    %rbp
    movq    %rsp, %rbp
    ...
    popq    %rbp
    ret
```


Machine code:

```
0111010000011000
100011010000010000000010
1000100111000010
110000011111101000011111
```

OS:



Computer system:



# Architecture Sits at the Hardware Interface

## Source code

Different applications or algorithms

## Compiler

Perform optimizations, generate instructions


## Architecture

Instruction set

ISA

## Hardware

Different implementations




# Definitions

- ❖ **Architecture (ISA):** The parts of a processor design that one needs to understand to write assembly code
  - “What is directly visible to software”
- ❖ **Microarchitecture:** Implementation of the architecture
  - CSE/EE 469

# Instruction Set Architectures

- ❖ The ISA defines:
  - The system's **state** (e.g. registers, memory, program counter)
  - The instructions the CPU can execute
  - The effect that each of these instructions will have on the system state



# Instruction Set Philosophies


- ❖ *Complex Instruction Set Computing (CISC)*: Add more and more elaborate and specialized instructions as needed
  - Lots of tools for programmers to use, but hardware must be able to handle all instructions
  - x86-64 is CISC, but only a small subset of instructions encountered with Linux programs
- ❖ *Reduced Instruction Set Computing (RISC)*: Keep instruction set small and regular
  - Easier to build fast hardware
  - Let software do the complicated operations by composing simpler ones

# General ISA Design Decisions

- ❖ Instructions
  - What instructions are available? What do they do?
  - How are they encoded?
  
- ❖ Registers
  - How many registers are there?
  - How wide are they?
  
- ❖ Memory
  - How do you specify a memory location?



# Mainstream ISAs



## x86

<b>Designer</b>	Intel, AMD
<b>Bits</b>	<u>16-bit</u> , <u>32-bit</u> and <u>64-bit</u>
<b>Introduced</b>	1978 (16-bit), 1985 (32-bit), 2003 (64-bit)
<b>Design</b>	<u>CISC</u>
<b>Type</b>	Register-memory
<b>Encoding</b>	<u>Variable (1 to 15 bytes)</u>
<b>Endianness</b>	<u>Little</u>

Macbooks & PCs  
(Core i3, i5, i7, M)  
x86-64 Instruction Set



## ARM architectures

<b>Designer</b>	ARM Holdings
<b>Bits</b>	32-bit, 64-bit
<b>Introduced</b>	1985; 31 years ago
<b>Design</b>	<u>RISC</u>
<b>Type</b>	Register-Register
<b>Encoding</b>	AArch64/A64 and AArch32/A32 use 32-bit instructions, T32 (Thumb-2) uses mixed 16- and 32-bit instructions. ARMv7 <u>user-space</u> compatibility <sup>[1]</sup>
<b>Endianness</b>	Bi (little as default)

Smartphone-like devices  
(iPhone, iPad, Raspberry Pi)  
ARM Instruction Set



## MIPS


<b>Designer</b>	MIPS Technologies, Inc.
<b>Bits</b>	64-bit (32→64)
<b>Introduced</b>	1981; 35 years ago
<b>Design</b>	<u>RISC</u>
<b>Type</b>	Register-Register
<b>Encoding</b>	<u>Fixed</u>
<b>Endianness</b>	<u>Bi</u>

Digital home & networking  
equipment  
(Blu-ray, PlayStation 2)  
MIPS Instruction Set

# Writing Assembly Code? In 2020???

- ❖ Chances are, you'll never write a program in assembly, but understanding assembly is the key to the machine-level execution model:
  - Behavior of programs in the presence of bugs
    - When high-level language model breaks down
  - Tuning program performance
    - Understand optimizations done/not done by the compiler
    - Understanding sources of program inefficiency
  - Implementing systems software
    - What are the “states” of processes that the OS must manage
    - Using special units (timers, I/O co-processors, etc.) inside processor!
  - Fighting malicious software
    - Distributed software is in binary form

# Assembly Programmer's View



## ❖ Programmer-visible state

- PC: the Program Counter (`%rip` in x86-64)
  - Address of next instruction
- Named registers
  - Together in “register file”
  - Heavily used program data
- Condition codes
  - Store status information about most recent arithmetic operation
  - Used for conditional branching

## ❖ Memory

- Byte-addressable array
- Code and user data
- Includes the Stack (for supporting procedures)

# x86-64 Assembly “Data Types”

- ❖ Integral data of 1, 2, 4, or 8 bytes
  - Data values
  - Addresses
- ❖ Floating point data of 4, 8, 10 or 2x8 or 4x4 or 8x2
  - Different registers for those (e.g. %xmm1, %ymm2)
  - Come from *extensions to x86* (SSE, AVX, ...)
- ❖ No aggregate types such as arrays or structures
  - Just contiguously allocated bytes in memory
- ❖ Two common syntaxes
  - “AT&T”: used by our course, slides, textbook, gnu tools, ...
  - “Intel”: used by Intel documentation, Intel tools, ...
  - Must know which you’re reading


Not covered  
In 351

operation op1, op2

# What is a Register?


- ❖ A location in the CPU that stores a small amount of data, which can be accessed very quickly (once every clock cycle)
- ❖ Registers have *names*, not *addresses*
  - In assembly, they start with % (e.g. `%rsi`)
- ❖ Registers are at the heart of assembly programming
  - They are a precious commodity in all architectures, but *especially x86 only 16 of them...*

# x86-64 Integer Registers – 64 bits wide




- Can reference low-order 4 bytes (also low-order 2 & 1 bytes)

# Some History: IA32 Registers – 32 bits wide



# Memory

- ❖ Addresses
  - `0x7FFFD024C3DC`
- ❖ Big
  - ~ 8 GiB
- ❖ Slow
  - ~50-100 ns 
- ❖ Dynamic
  - Can “grow” as needed while program runs

# vs. Registers

- vs. Names
  - `%rdi`
- vs. Small
  - (16 x 8 B) = 128 B
- vs. Fast
  - sub-nanosecond timescale
- vs. Static
  - fixed number in hardware



# Three Basic Kinds of Instructions

## 1) Transfer data between memory and register

- **Load** data from memory into register

→ •  $\%reg = Mem[address]$

- **Store** register data into memory

•  $Mem[address] = \%reg$

**Remember:** Memory is indexed just like an array of bytes!

## 2) Perform arithmetic operation on register or memory data

▪  $c = a + b;$        $z = x \ll y;$        $i = h \& g;$

## 3) Control flow: what instruction to execute next

- Unconditional jumps to/from procedures
- Conditional branches

# Operand types

*add op1, op2*

❖ **Immediate:** Constant integer data

- Examples: `$0x400`, `$-533`
- Like C literal, but prefixed with '\$'
- Encoded with 1, 2, 4, or 8 bytes *depending on the instruction*

❖ **Register:** 1 of 16 integer registers

- Examples: `%rax`, `%r13`
- But `%rsp` reserved for special use
- Others have special uses for particular instructions

❖ **Memory:** Consecutive bytes of memory at a computed address

- Simplest example: `(%rax)`
- Various other "address modes"

<code>%rax</code>
<code>%rcx</code>
<code>%rdx</code>
<code>%rbx</code>
<code>%rsi</code>
<code>%rdi</code>
<code>%rsp</code> - stack pointer
<code>%rbp</code>
<code>%rN</code> r8 - r15

*add %rax, (%rbx)*

# x86-64 Introduction

- ❖ Data transfer instruction (`mov`)
- ❖ Arithmetic operations
- ❖ Memory addressing modes
  - `swap` example
- ❖ Address computation instruction (`leaq`)

# Copy Moving Data

- General form: `movwidth specifier source, destination`
- ❖ Missing letter (`_`) specifies size of operands
  - ❖ Note that due to backwards-compatible support for 8086 programs (16-bit machines!), “word” means 16 bits = 2 bytes in x86 instruction names
  - ❖ Lots of these in typical code

❖ `movb src, dst`

- ❑ Move 1-byte “byte”

❖ `movw src, dst`

- ❑ Move 2-byte “word”

❖ `movl src, dst`

- ❑ Move 4-byte “long word”

❖ `movq src, dst`

- ❑ Move 8-byte “quad word”

# Operand Combinations

	Source	Dest	Src, Dest	C Analog
movq	Imm	Reg	movq \$0x4, %rax	var_a = 0x4;
		Mem	movq \$-147, (%rax)	*p_a = -147;
	Reg	Reg	movq %rax, %rdx	var_d = var_a;
		Mem	movq %rax, (%rdx)	*p_d = var_a;
	Mem	Reg	movq (%rax), %rdx	var_d = *p_a;

❖ *Cannot do memory-memory transfer with a single instruction*

■ How would you do it?

① Mem → Reg

② Reg → Mem

movq (%rax), %rdx

movq %rdx, (%rbx)

# Some Arithmetic Operations

other ways to set to 0:

```
subq %rcx, %rcx
andq $0, %rcx
xorq %rcx, %rcx
imulq $0, %rcx
```

## ❖ Binary (two-operand) Instructions:

Maximum of one memory operand

- Beware argument order!
- No distinction between signed and unsigned
  - Only arithmetic vs. logical shifts
- How do you implement "r3 = r1 + r2"?

Imm, Reg, or Mem

(dst += src)

Format	Computation	
<code>addq src, dst</code>	<code>dst = dst + src</code>	(dst += src)
<code>subq src, dst</code>	<code>dst = dst - src</code>	
<code>imulq src, dst</code>	<code>dst = dst * src</code>	signed mult
<code>sarq src, dst</code>	<code>dst = dst &gt;&gt; src</code>	Arithmetic
<code>shrq src, dst</code>	<code>dst = dst &gt;&gt; src</code>	Logical
<code>shlq src, dst</code>	<code>dst = dst &lt;&lt; src</code>	(same as <code>salq</code> )
<code>xorq src, dst</code>	<code>dst = dst ^ src</code>	
<code>andq src, dst</code>	<code>dst = dst &amp; src</code>	
<code>orq src, dst</code>	<code>dst = dst   src</code>	

"r3 = r1 + r2"?

`%rcx`      `%rax`      +      `%rbx`

operation      operand size specifier (b, w, l, q)

```
① clear r3      movq $0, %rcx
② add r1 to r3      =>      addq %rax, %rcx
③ add r2 to r3      addq %rbx, %rcx
```

```
movq %rax, %rcx
addq %rbx, %rcx
```

# Polling Question [Asm I – a]

- ❖ Assume: r3 is in %rcx, r1 is in %rax, and r2 is in %rbx which of the following would implement:

→  $r3 = r1 + r2$

- Vote at <http://pollev.com/rea>

- ~~A.~~ `addq %rax, %rbx, %rcx`
- ~~B.~~ `addq %rcx, %rax, %rbx`
- C. `movq %rax, %rcx`  
`addq %rbx, %rcx`  
*(Handwritten annotations: r1 above %rax, r2 above %rbx, r3 above %rcx, arrows pointing from r1 and r2 to r3)*
- D. `movq (%rbx), %rcx`  
`addq (%rax), %rcx`
- E. We're lost...

# Some Arithmetic Operations

## ❖ Unary (one-operand) Instructions:

Format	Computation	
<code>incq <i>dst</i></code>	$dst = dst + 1$	increment
<code>decq <i>dst</i></code>	$dst = dst - 1$	decrement
<code>negq <i>dst</i></code>	$dst = -dst$	negate
<code>notq <i>dst</i></code>	$dst = \sim dst$	bitwise complement

- ❖ See CSPP Section 3.5.5 for more instructions:  
`mulq`, `cqto`, `idivq`, `divq`



# Arithmetic Example

```

long simple_arith(long x, long y)
{
    long t1 = x + y;
    long t2 = t1 * 3;
    return t2;
}
    
```

*Handwritten notes:* *rdi* *rsi* (above x and y); *don't actually need new variables!* (above t1 and t2); *t1* and *t2* are circled in red.

*Calling Convention*

Register	Use(s)
<u>%rdi</u>	1 <sup>st</sup> argument (x)
<u>%rsi</u>	2 <sup>nd</sup> argument (y)
<u>%rax</u>	return value

*Convention!*

```

y += x;
y *= 3;
long r = y;
return r;
    
```

*Handwritten note:* *must return in %rax* (next to the return statement).

```

simple_arith:
    addq    %rdi, %rsi
    imulq   $3, %rsi
    movq    %rsi, %rax
    ret     # return
    
```

*Handwritten notes:* Red arrows point from *x* to *%rdi* and *y* to *%rsi*. *ret* is circled in red.

# Example of Basic Addressing Modes

```
void swap(long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```


```
swap:      src , dst (AT &T syntax)
    movq   (%rdi), %rax
    movq   (%rsi), %rdx
    movq   %rdx, (%rdi)
    movq   %rax, (%rsi)
    ret
```

Mem operands

# Understanding swap( )

```

void swap(long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
    
```




```

swap:
    movq    (%rdi), %rax
    movq    (%rsi), %rdx
    movq    %rdx, (%rdi)
    movq    %rax, (%rsi)
    ret
    
```

<u>Register</u>		<u>Variable</u>
%rdi	↔	xp
%rsi	↔	yp
%rax	↔	t0
%rdx	↔	t1

# Understanding swap ( )




```

swap:
    movq    (%rdi), %rax    # t0 = *xp
    movq    (%rsi), %rdx    # t1 = *yp
    movq    %rdx, (%rdi)   # *xp = t1
    movq    %rax, (%rsi)   # *yp = t0
    ret
    
```

*comment*

# Understanding swap ( )




swap :

```

movq  (%rdi), %rax    # t0 = *xp
movq  (%rsi), %rdx    # t1 = *yp
movq  %rdx, (%rdi)    # *xp = t1
movq  %rax, (%rsi)    # *yp = t0
ret


```

# Understanding swap ( )



```
swap:  
    movq    (%rdi), %rax    # t0 = *xp  
    movq    (%rsi), %rdx    # t1 = *yp  
    movq    %rdx, (%rdi)    # *xp = t1  
    movq    %rax, (%rsi)    # *yp = t0  
    ret
```


# Understanding swap ( )



```

swap:
    movq    (%rdi), %rax    # t0 = *xp
    movq    (%rsi), %rdx    # t1 = *yp
    movq    %rdx, (%rdi)   # *xp = t1
    movq    %rax, (%rsi)   # *yp = t0
    ret
    
```

# Understanding swap ( )



```
swap:  
    movq    (%rdi), %rax    # t0 = *xp  
    movq    (%rsi), %rdx    # t1 = *yp  
    movq    %rdx, (%rdi)    # *xp = t1  
    movq    %rax, (%rsi)    # *yp = t0  
    ret
```



# Memory Addressing Modes: Basic

- ❖ **Indirect:**  $(R)$  Mem[Reg[R]]
- name of register* (arrow from R to (R))
- treat Mem as an array* (arrow from Mem to Mem[Reg[R]])
- value stored in register* (arrow from Reg[R] to Mem[Reg[R]])
- Data in register R specifies the memory address
  - Like pointer dereference in C
  - Example: `movq (%rcx), %rax`

- ❖ **Displacement:**  $D(R)$  Mem[Reg[R]+D]
- no space* (arrow from D to (R))
- Data in register R specifies the *start* of some memory region
  - Constant displacement D specifies the offset from that address
  - Example: `movq 8(%rbp), %rdx`

# Complete Memory Addressing Modes

$$ar[i] \rightarrow *(ar + i) \quad (ar + i * \text{Size}(\text{type}))$$

## ❖ General:

- $D(Rb, Ri, S) \quad \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] * S + D]$ 
  - Rb: Base register (any register)
  - Ri: Index register (any register except %rsp)
  - S: Scale factor (1, 2, 4, 8) – *why these numbers?*
  - D: Constant displacement value (a.k.a. immediate)

## ❖ Special cases (see CSPP Figure 3.3 on p.181)

- $D(Rb, Ri) \quad \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] + D] \quad (S=1)$
- $(Rb, Ri, S) \quad \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] * S] \quad (D=0)$
- $(Rb, Ri) \quad \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri]] \quad (S=1, D=0)$
- $(, Ri, S) \quad \text{Mem}[\text{Reg}[Ri] * S] \quad (Rb=0, D=0)$

# Address Computation Examples

%rdx	<u>0xf000</u>
%rcx	0x0100

$$D(Rb, Ri, S) \rightarrow \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] * S + D]$$

Expression	Address Computation	Address
<u>0x8</u> ( <u>%rdx</u> )	0xf000 + 0x8	0xf008
( <u>%rdx</u> , <u>%rcx</u> )	0xf000 + 0x0100	0xf100
(%rdx, <u>%rcx</u> , 4)	0xf000 + 0x0400	0xf400
0x80(, <u>%rdx</u> , 2)		0x1e080

0xf000  
 0b11110000.00000000 + 0x80  
 1e0000

# Summary

- ❖ x86-64 is a complex instruction set computing (CISC) architecture
  - There are 3 types of operands in x86-64
    - Immediate, Register, Memory
  - There are 3 types of instructions in x86-64
    - Data transfer, Arithmetic, Control Flow
  
- ❖ **Memory Addressing Modes:** The addresses used for accessing memory in `MOV` (and other) instructions can be computed in several different ways
  - *Base register, index register, scale factor, and displacement* map well to pointer arithmetic operations