



Instructors:

Max Willsey

Luis Ceze

Teaching Assistants:

Britt Henderson Lukas Joswiak Josie Lee Wei Lin Daniel Snitkovsky Luis Vega Kory Watson

lvy Yu



https://what-if.xkcd.com/111/

Administrivia

- Lab 3 due today (Friday)
- Lab 4 out this weekend
- HW 4 is released, due next Friday (03/01)
- Last day for regrade requests!
- * Extra OH today (lvy @ 9:30)
 - Me 12:00-1:30pm CSE 280
 - Lukas 2:30pm-close 2nd floor breakout
- Cache sim!

Making memory accesses fast!

- Cache basics
- Principle of locality
- Memory hierarchies
- Cache organization
 - Direct-mapped (sets; index + tag)
 - Associativity (ways)
 - Replacement policy
 - Handling writes
- Program optimizations that consider caches

Checking for a Requested Address

- CPU sends address request for chunk of data
 - Address and requested data are not the same thing!
 - Analogy: your friend ≠ his or her phone number



- Index field tells you where to look in cache
- Tag field lets you check that data is the block you want
- Offset field selects specified start byte within block
- Note: t and s sizes will change based on hash function

Direct-Mapped Cache

Memory



Cache

Direct-Mapped Cache Problem



Associativity

- What if we could store data in any place in the cache?
 - More complicated hardware = more power consumed, slower
- So we *combine* the two ideas:
 - Each address maps to exactly one <u>set</u>
 - Each set can store block in more than one way



Size

Cache Organization (3)

Note: The textbook uses "b" for offset bits

* Associativity (E): # of ways for each set

- Such a cache is called an "E-way set associative cache"
- We now index into cache sets, of which there are $S = \frac{C}{K}/K$
- Use lowest $\log_2(C/K/E) = s$ bits of block address $\# \log_2(C/K/E) = s$
 - <u>Direct-mapped</u>: E = 1, so $s = \log_2(C/K)$ as we saw previously
 - <u>Fully associative</u>: E = C/K, so s = 0 bits



Example Placement

k = L



- Where would data from address 0x1833 be placed?
 - Binary: 0b 0001 1000 0011 0011



Block Replacement

- Any empty block in the correct set may be used to store block
- If there are no empty blocks, which one should we replace?
 - No choice for direct-mapped caches
 - Caches typically use something close to *least recently used (LRU)* (hardware usually implements "not most recently used")



Peer Instruction Question

- * We have a cache of size 2 KiB with block size of 128 B. If our cache has 2 sets, what is its associativity? A. 2 B. 4 C. 8 $- \sqrt{2}$ D. 16 $\int \frac{128 \text{ B}}{128 \text{ B}}$
 - E. We're lost... Ard Ard Ard
- If addresses are 16 bits wide, how wide is the Tag field?

General Cache Organization (S, E, K)



Notation Review

- We just introduced a lot of new variable names!
 - Please be mindful of block size notation when you look at past exam questions or are watching videos

Variable	This Quarter	Formulas
Block size	K (B in book)	
Cache size	С	$M = 2^m \leftrightarrow m = \log M$
Associativity	E	$S = 2^{s} \leftrightarrow s = \log_2 S$
Number of Sets	S	$K = 2^{\mathbf{k}} \leftrightarrow \mathbf{k} = \log_2 K$
Address space	М	$C = V \times E \times S$
Address width	m	$c = K \times E \times S$ $s = \log_2(C/K/E)$
Tag field width	t	$m = \frac{t}{t} + s + k$
Index field width	S	
Offset field width	k (b in book)	

Example Cache Parameters Problem 2 12 5:4 * 4 KiB address space, 125 cycles to go to memory. Fill in the following table:

			_	Q L L
ζ	Cache Size	256 B	- C	8 Blocks
	Block Size	32 B	= K	
	Associativity	2-way	r E	
	Hit Time	3 cycles		
)	Miss Rate	20%		
5	Tag Bits	5		
	Index Bits	2		
	Offset Bits	5		
	AMAT	28	3+	2(125)

mer

Locate set

1)

Cache Read



Example: Direct-Mapped Cache (*E* = 1**)**

Direct-mapped: One line per set Block Size K = 8 B



Example: Direct-Mapped Cache (*E* = 1**)**

Direct-mapped: One line per set Block Size K = 8 B



Example: Direct-Mapped Cache (*E* = 1)

Direct-mapped: One line per set Block Size K = 8 B



No match? Then old line gets evicted and replaced

Example: Set-Associative Cache (E = 2)



• • •



Example: Set-Associative Cache (*E* = 2**)**



Example: Set-Associative Cache (*E* = **2)**



No match?

- One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU), ...

Types of Cache Misses: 3 C's!

- Compulsory (cold) miss
 - Occurs on first access to a block
- Conflict miss
 - Conflict misses occur when the cache is large enough, but multiple data objects all map to the same slot
 8, 24, 8, 24
 - e.g. referencing blocks 0, 8, 0, 8, ... could miss every time
 - Direct-mapped caches have more conflict misses than E-way set-associative (where E > 1)
 - **Note:** *Fully-associative* only has Compulsory and Capacity misses
- Capacity miss
 - Occurs when the set of active cache blocks (the working set) is larger than the cache (just won't fit, even if cache was fullyassociative)

Example Code Analysis Problem

$$f$$
 blocks
Assuming the cache starts cold (all blocks invalid) and
sum is stored in a register, calculate the miss rate:
 $m = 12$ bits, $C = 256$ B, $K = 32$ B, $E = 2$
 $\# define SIZE 8$
 $long, ar[SIZE][SIZE], sum = 0; // & ar=0x800$
for (int j = 0; j < SIZE; i++)
for (int j = 0; j < SIZE; j++)
sum += ar[i][j];
 Ob loog dot sood is off
 $abcd$ boot is off
 $bbcd$ boot is off
 $abcd$ boot is off
 $bbcd$ boot is off
 bcd boot is off
 b

What about writes?

- Multiple copies of data exist:
 - L1, L2, possibly L3, main memory
- What to do on a write-hit?
 - Write-through: write immediately to next level
 - Write-back: defer write to next level until line is evicted (replaced)
 - Must track which cache lines have been modified ("<u>dirty bit</u>")
- What to do on a write-miss?
 - Write-allocate: ("fetch on write") load into cache, update line in cache
 - Good if more writes or reads to the location follow
 - No-write-allocate: ("write around") just write immediately to memory
- Typical caches:
 - Write-back + Write-allocate, usually
 - Write-through + No-write-allocate, occasionally



tag (there is only one set in this tiny cache, so the tag is the entire block address!)

Memory



In this example we are sort of ignoring block offsets. Here a block holds 2 bytes (16 bits, 4 hex digits).

Normally a block would be much bigger and thus there would be multiple items per block. While only one item in that block would be written at a time, the entire line would be brought into cache. 25

mov OxFACE, F







mov OxFACE, F



Step 1: Bring F into cache

Memory



mov OxFACE, F



mov OxFACE, F mov OxFEED, F





Memory



mov 0xFACE, Fmov 0xFEED, Fmov G, %rax







mov 0xFACE, Fmov 0xFEED, Fmov G, %rax



Memory



 Write F back to memory since it is dirty
 Bring G into the cache so we can copy it into %rax

Peer Instruction Question

- Which of the following cache statements is FALSE?
 - A. We can reduce compulsory misses by decreasing our block size
 - **B.** We can reduce conflict misses by increasing associativity
 - C. A write-back cache will save time for code with good temporal locality on writes
 - **D.** A write-through cache will always match data with the memory hierarchy level below it
 - E. We're lost...