

Instructors:

Max Willsey

Luis Ceze





Теа	aching Assista	ants:	
Britt Henderson		Daniel Snitkovsky	
Lukas Joswiak		Luis Vega	
Josie Lee		Kory Watson	
Wei Lin		Ivy Yu	
IGHT THE ORPHOUS	HOW? YOU'RE ON A CABLE MODEM.	SHOULD THE CORD BE STRETCHED ACROSS THE ROOM LIKE THIS?	WHAT IF SOMEONE TRI



## Administrivia

Lab 3 due Friday (02/22)

#### Mid-Quarter Survey Feedback

- Pace is "too slow" to "too fast"
- Use office hours!
- I'll try to post ink when iPad doesn't eat it

# Midterm

- Grades
  - Coming out soon
  - Did really well! (mean: ~86)
  - Final will be harder
- Regrade requests
- Common things
  - "function", not "method"
  - tail recursion
  - What is a stack frame?



#### Last time

- Caching in general
  - Successively higher levels contain "most used" data from lower levels
  - Exploits temporal and spatial Jocality
  - Caches are intermediate storage levels used to optimize data transfers between any system elements with different characteristics
- Cache Performance
  - Ideal case: found in cache (hit)
  - Bad case: not found in cache (miss), search in next level
  - Average Memory Access Time (AMAT) = HT + MR × MP
    - Hurt by Miss Rate and Miss Penalty

#### Can we have more than one cache?

- Why would we want to do that?
  - Avoid going to memory!
- Typical performance numbers:
  - Miss Rate
    - <u>L1</u> MR = 3-10%
    - L2 MR = Quite small (*e.g.* < 1%), depending on parameters, etc.
  - Hit Time
    - L1 HT = 4 clock cycles
    - L2 HT = 10 clock cycles
  - Miss Penalty
    - P = 50-200 cycles for missing in L2 & going to main memory
    - Trend: increasing!

# **An Example Memory Hierarchy**



#### **Memory Hierarchies**

- Some fundamental and enduring properties of hardware and software systems:
  - Faster = smaller = more expensive
  - Slower = bigger = cheaper
  - The gaps between memory technology speeds are widening
    - True for: registers  $\leftrightarrow$  cache, cache  $\leftrightarrow$  DRAM, DRAM  $\leftrightarrow$  disk, etc.
  - Well-written programs tend to exhibit good locality
- These properties complement each other beautifully
  - They suggest an approach for organizing memory and storage systems known as a <u>memory hierarchy</u>
    - For each level k, the faster, smaller device at level k serves as a cache for the larger, slower device at level k+1

## **An Example Memory Hierarchy**



## **An Example Memory Hierarchy**



#### Intel Core i7 Cache Hierarchy



## Making memory accesses fast!

- Cache basics
- Principle of locality
- Memory hierarchies
- Cache organization
  - Direct-mapped (sets; index + tag)
  - Associativity (ways)
  - Replacement policy
  - Handling writes
- Program optimizations that consider caches

## **Cache Organization (1)**

**Note:** The textbook uses "B" for block size

- Block Size (K): unit of transfer between \$ and Mem
  - Given in bytes and always a power of 2 (e.g. 64 B)
  - Blocks consist of adjacent bytes (differ in address by 1)
    - Spatial locality!

# **Cache Organization (1)**

**Note:** The textbook uses "b" for offset bits

- Block Size (K): unit of transfer between \$ and Mem
  - Given in bytes and always a power of 2 (e.g. 64 B)
  - Blocks consist of adjacent bytes (differ in address by 1)
    - Spatial locality!
- Offset field
  - Low-order  $\log_2(K) = \frac{k}{k}$  bits of address tell you which byte within a block  $\int_{1}^{1} \frac{1}{k} \int_{1}^{1} \frac{1}{k} \int_{1}^{1} \frac{1}{k} \frac{1}{k} \int_{1}^{1} \frac{1}{k} \int_{1}^{1}$ 
    - (address) mod  $2^n_1 = n^2$  lowest bits of address
  - (address) modulo (# of bytes in a block)



k = log K = 2

# **Peer Instruction Question**

If we have 6-bit addresses and block size <u>K</u> = 4 B, which block and byte does 0x15, refer to?



in bytes

## **Cache Organization (2)**

- Cache Size (C): amount of data the \$ can store
  - Cache can only hold so much data (subset of next level)
  - Given in bytes (C) or number of blocks (C/K)
  - Example: C = 32 KiB = 512 blocks if using 64-B blocks
- Where should data go in the cache?
  - We need a mapping from memory addresses to specific locations in the cache to make checking the cache for an address fast
- What is a data structure that provides fast lookup?
  - Hash table!

#### **Review: Hash Tables for Fast Lookup**



# Place Data in Cache by Hashing Address





#### **Practice Question**

- 6-bit addresses, block size K = 4 B, and our cache holds S = 4 blocks.
- A request for address **0x2A** results in a cache miss. Which index does this block get loaded into and which 3 other addresses are loaded along with it?  $O_{\lambda} 2 A = O_{0} I O$ nder = ? xZE 29 ZA [ O7B

#### Place Data in Cache by Hashing Address



#### **Tags Differentiate Blocks in Same Index**



## **Checking for a Requested Address**

- CPU sends address request for chunk of data
  - Address and requested data are not the same thing!
    - Analogy: your friend ≠ his or her phone number
- TIO address breakdown:



- Index field tells you where to look in cache
- Tag field lets you check that data is the block you want
- Offset field selects specified start byte within block
- Note: t and s sizes will change based on hash function

## **Cache Puzzle**

- Based on the following behavior, which of the following block sizes is NOT possible for our cache?
  - Cache starts *empty*, also known as a *cold cache*
  - Access (addr: hit/miss) stream:
    - (14: miss), (15: hit), (16: miss)
  - A. 4 bytes
  - B. 8 bytes
  - C. 16 bytes
  - D. 32 bytes
  - E. We're lost...

#### **Direct-Mapped Cache**





Cache

#### **Direct-Mapped Cache Problem**



## Associativity

- What if we could store data in any place in the cache? \*\*
  - More complicated hardware = more power consumed, slower
- So we *combine* the two ideas: \*\*
  - Each address maps to exactly one set
  - Each set can store block in more than one way

