Virtual Memory III

CSE 351 Spring 2019

Instructor:

Ruth Anderson

Teaching Assistants:


Gavin Cai Jack Eggleston John Feltrup Britt Henderson Richard Jiang Jack Skalitzky Sophie Tian Connie Wang Sam Wolfson Casey Xing Chin Yeoh



Administrivia

- Lab 4, due Fri (5/24)
- Homework 5 is out!
 - Processes and Virtual Memory
 - Due Friday, May 31
- Error on last week's section handout
 - Incorrect variable names for caches


Address Translation: Page Hit



- 1) Processor sends virtual address to MMU (memory management unit)
- 2-3) MMU fetches PTE from page table in cache/memory (Uses PTBR to find beginning of page table for current process)
- 4) MMU sends *physical* address to cache/memory requesting data
- 5) Cache/memory sends data to processor

VA = Virtual AddressPTEA = Page Table Entry AddressPTE= Page Table EntryPA = Physical AddressData = Contents of memory stored at VA originally requested by CPU

Address Translation: Page Fault




- 1) Processor sends virtual address to MMU
- **2-3)** MMU fetches PTE from page table in cache/memory
- 4) Valid bit is zero, so MMU triggers page fault exception
- 5) Handler identifies victim (and, if dirty, pages it out to disk)
- 6) Handler pages in new page and updates PTE in memory
- 7) Handler returns to original process, restarting faulting instruction


Hmm... Translation Sounds Slow


- The MMU accesses memory *twice*: once to get the PTE for translation, and then again for the actual memory request
 - The PTEs may be cached in L1 like any other memory word
 - But they may be evicted by other data references
 - And a hit in the L1 cache still requires 1-3 cycles
- What can we do to make this faster?
 - "Any problem in computer science can be solved by adding another level of indirection." – David Wheeler, inventor of the subroutine
 - "And all of the new problems that creates can be solved by adding another cache." - Sam Wolfson, inventor of this quote

Speeding up Translation with a TLB

- Translation Lookaside Buffer (TLB):
 - Small hardware cache in MMU
 - Maps virtual page numbers to physical page numbers
 - Contains complete page table entries for small number of pages
 - Modern Intel processors have 128 or 256 entries in TLB
 - Much faster than a page table lookup in cache/memory







- ✤ A TLB miss incurs an additional memory access (the PTE)
 - Fortunately, TLB misses are rare

Fetching Data on a Memory Read

1) Check TLB


- Input: VPN, Output: PPN
- TLB Hit: Fetch translation, return PPN
- TLB Miss: Check page table (in memory)
 - Page Table Hit: Load page table entry into TLB
 - *Page Fault:* Fetch page from disk to memory, update corresponding page table entry, then load entry into TLB

2) Check cache

- Input: physical address, <u>Output</u>: data
- Cache Hit: Return data value to processor
- Cache Miss: Fetch data value from memory, store it in cache, return it to processor

Address Translation


- VM is complicated, but also elegant and effective
 - Level of indirection to provide isolated memory & caching
 - TLB as a cache of page tables Virtual Address avoids two trips to memory for every memory access TLB




Simple Memory System Example (small)

- Addressing

 - 14-bit virtual addresses 2¹⁴ virtual addrs.
 12-bit physical address 2¹² physical addrs.
 Page size = 64 bytes 10g₂64 = 6 bit page offset





Simple Memory System: Page Table 2^{(VA S122) - (VPO Si22)} = 2^(VPN Si22)

- Only showing first 16 entries (out of <u>2⁸</u>
 - **Note:** showing 2 hex digits for PPN even though only 6 bits
 - Note: other management bits not shown, but part of PTE

VPN	PPN	Valid		
0	28	1		
1	—	0		
2	33	1		
3	02	1		
4	_	0		
5	16	1		
6	_	0		
7	_	0		

VPN	PPN	Valid		
8	13	1		
9	17	1		
Α	09	1		
В	-	0		
С	_	0		
D	2D	1		
Ε	_	0		
F	0D	1		

Simple Memory System: TLB

TIB tag TIB index

- 16 entries total
- 4-way set associative

VPO and PPO are the some thing, so no translation needed. Why does the TLB ignore the page offset?


		1	Jug				nucz						
13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	O	0	1	1	Q							
			al pag VPN							-	-		

Set	Тад	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid
0	03	_	0	09	0D	1	00	_	0	07	02	1
	03	2 D	1	02	—	0	04	—	0	0A	—	0
2	02	—	0	08	—	0	06	_	0	03	_	0
3	07	_	0	03	0D	1	0A	34	1	02	_	0

Simple Memory System: Cache

Direct-mapped with K = 4 B, C/K = 16

Physically addressed



Index	Tag	Valid	B0	B1	B2	B3	Index	Tag	Valid	B0	B1	B2	B3
0	19	1	99	11	23	11	8	24	1	3A	00	51	89
1	15	0	—	_	_	-	9	2D	0	—	_	_	—
2	1B	1	00	02	04	08	Α	2D	1	93	15	DA	3B
3	36	0	—	_	_	-	В	OB	0	_	_	_	—
4	32	1	43	6D	8F	09	С	12	0	—	_	_	—
5	0D	1	36	72	FO	1D	D	16	1	04	96	34	15
6	31	0	—	-	_	-	Е	13	1	83	77	1B	D3
7	16	1	11	C2	DF	03	F	14	0	_	_	_	-

Note: It is just coincidence that the PPN is the same width as the cache Tag

Current State of Memory System

TLB:

Set	Tag	PPN	V									
0	03	—	0	09	0D	1	00	—	0	07	02	1
1	03	2D	1	02	—	0	04	-	0	0A	-	0
2	02	-	0	08	—	0	06	-	0	03	-	0
3	07	—	0	03	0D	1	0A	34	1	02	—	0


Page table (partial):

VPN	PPN	V	VPN	PPN	V
0	28	1	8	13	1
1	Ι	0	9	17	1
2	33	1	Α	09	1
3	02	1	В	-	0
4	-	0	С	-	0
5	16	1	D	2D	1
6	Ι	0	E	_	0
7	—	0	F	0D	1

Cache:


Indox	Taa	V	BO	B1	B2	B3	Index	Taa	V	B0	B1	B2	B3
Index	Tag	V	BU	DI	DZ	DS	muex	Tag	V	BU	DI	DZ	DS
0	19	1	99	11	23	11	8	24	1	3A	00	51	89
1	15	0	-	—	_	—	9	2D	0	_	_	-	—
2	1B	1	00	02	04	08	Α	2D	1	93	15	DA	3B
3	36	0	-	—	_	—	В	OB	0	-	_	-	—
4	32	1	43	6D	8F	09	С	12	0	-	-	-	—
5	0D	1	36	72	FO	1D	D	16	1	04	96	34	15
6	31	0	_	_	_	_	Е	13	1	83	77	1B	D3
7	16	1	11	C2	DF	03	F	14	0	_	_	_	_

Note: It is just coincidence that the PPN is the same width as the cache Tag




Note: It is just coincidence that the PPN is the same width as the cache Tag






Physical Address:




Note: It is just coincidence that the PPN is the same width as the cache Tag






Physical Address:




Note: It is just coincidence that the PPN is the same width as the cache Tag






Physical Address:



Memory Overview




Page Table Reality



- Just one issue... the numbers don't work out for the story so far!
- The problem is the page table for each process:
 Suppose 64-bit VAs, 8 KiB pages, 8 GiB physical memory

 - $\approx 3(2^{5'}) =$ How many page table entries is that? 1 entry per virtual page: 2^{n-p} = (2^{s1} entries).
 - About how long is each PTE? PPN width (m-p=20 bits) + management bits = 23 bits ~ (3 bytes (R, w, x, etc.)
 - Moral: Cannot use this naïve implementation of the virtual \rightarrow physical page mapping – it's way too big




Multi-level Page Tables



- A tree of depth k where each node at depth i has up to 2^j children if part i of the VPN has j bits
- Hardware for multi-level page tables inherently more complicated
 - But it's a necessary complexity 1-level does not fit
- Why it works: Most subtrees are not used at all, so they are never created and definitely aren't in physical memory
 - Parts created can be evicted from cache/memory when not being used
 - Each node can have a size of ~1-100KB
- But now for a k-level page table, a TLB miss requires k + 1 cache/memory accesses
 - Fine so long as TLB misses are rare motivates larger TLBs

Practice VM Question

- Our system has the following properties
 - I MiB of physical address space m = 2D bits
 - 4 GiB of virtual address space n = 32 bits
 - 32 KiB page size p = 15 Lits
 - 4-entry fully associative TLB with LRU replacement
- <u>ا أنام 1</u> a) Fill in the following blanks:



Practice VM Question

start addr. of mat at page offset 0 One process uses a page-aligned 2048 × 2048 square matrix * mat[] of 32-bit integers in the code shown below:

> #define MAT SIZE = 2048for(int i = 0; i < MAT SIZE; i++)</pre> updating mat[i*(MAT_SIZE+1)] = i;

What is the largest stride (in bytes) between successive b) memory accesses (in the VA space)?

i	index accessed
0	0
1	2049
2	2*2049
* * *	

stride is always 2049 into

8196

Practice VM Question

page size = $32 \text{ KB} = 2^{13} \text{ B}$

 One process uses a page-aligned 2048 × 2048 square matrix mat[] of 32-bit integers in the code shown below:

#define MAT_SIZE = 2048^{2"} ints = 2¹³ B
for(int i = 0; i < MAT_SIZE; i++)
mat[i*(MAT_SIZE+1)] = i;</pre>

c) Assuming all of mat[] starts on disk, what are the following hit rates for the execution of the for-loop?

TLB Hit Rate O'' Page Table Hit Rate access pattern: Single write to index, never revisited, access each row exactly once each page holds $2^{15}/2^{13} = 4$ rows of matrix each page: mHHH


BONUS SLIDES

For Fun: DRAMMER Security Attack

- Why are we talking about this?
 - Recent(ish): Announced in October 2016; Google released Android patch on November 8, 2016
 - Relevant: Uses your system's memory setup to gain elevated privileges
 - Ties together some of what we've learned about virtual memory and processes
 - Interesting: It's a software attack that uses only hardware vulnerabilities and requires no user permissions

Underlying Vulnerability: Row Hammer

- Dynamic RAM (DRAM) has gotten denser over time
 - DRAM cells physically closer and use smaller charges
 - More susceptible to "disturbance errors" (interference)
- DRAM capacitors need to be "refreshed" periodically (~64 ms)
 - Lose data when loss of power
 - Capacitors accessed in rows
- Rapid accesses to one row can flip bits in an adjacent row!
 - ~ 100K to 1M times



By Dsimic (modified), CC BY-SA 4.0, https://commons.wikimedia.org/w /index.php?curid=38868341

Victim row

Row Hammer Exploit

- Force constant memory access
 - Read then flush the cache
 - clflush flush cache line
 - Invalidates cache line containing the specified address
 - Not available in all machines or environments

```
hammertime:
mov (X), %eax
mov (Y), %ebx
clflush (X)
clflush (Y)
jmp hammertime
```

- Want addresses X and Y to fall in activation target row(s)
 - Good to understand how banks of DRAM cells are laid out
- The row hammer effect was discovered in 2014
 - Only works on certain types of DRAM (2010 onwards)
 - These techniques target x86 machines

Consequences of Row Hammer

- Row hammering process can affect another process via memory
 - Circumvents virtual memory protection scheme
 - Memory needs to be in an adjacent row of DRAM
- Worse: privilege escalation
 - Page tables live in memory!
 - Hope to change PPN to access other parts of memory, or change permission bits
 - Goal: gain read/write access to a page containing a page table, hence granting process read/write access to all of physical memory

Effectiveness?

- Doesn't seem so bad random bit flip in a row of physical memory
 - Vulnerability affected by system setup and physical condition of memory cells

Improvements:

- Double-sided row hammering increases speed & chance
- Do system identification first (e.g. Lab 4)
 - Use timing to infer memory row layout & find "bad" rows
 - Allocate a huge chunk of memory and try many addresses, looking for a reliable/repeatable bit flip
- Fill up memory with page tables first
 - fork extra processes; hope to elevate privileges in any page table

What's DRAMMER?

- No one previously made a huge fuss
 - Prevention: error-correcting codes, target row refresh, higher DRAM refresh rates
 - Often relied on special memory management features
 - Often crashed system instead of gaining control
- Research group found a *deterministic* way to induce row hammer exploit in a non-x86 system (ARM)
 - Relies on predictable reuse patterns of standard physical memory allocators
 - Universiteit Amsterdam, Graz University of Technology, and University of California, Santa Barbara

DRAMMER Demo Video

- It's a shell, so not that sexy-looking, but still interesting
 - Apologies that the text is so small on the video

oter Peres 100-			
_	and the second s		Terry Max with add with tryst years your
No. of Concession, Name		Name of Concession, Name of Street, or other	1971 West fight might fight 1.000 (2000 1000) 1971 West West 2000 (2000 1000)
			100.2 de Nachd & Methoday pitters area at anti-had address. Actualities
			Terms,
Georgie	Day Taken		AND 2 No
			DVS 2 New Full date and a state state.
	The state of the s	and the second se	THE PLAN AND DOLLARS AND ADDRESS AND ADDRESS ADDRE
1 /	2.26		2015 de fixed a mainting strand creat as entrand, antennos Antennos Antennos antennos de
	7 3h	And I wanted	1991 - Bar Tudd avid ovidi 3000 3000 3000
A REAL PROPERTY AND	2.00	Concerning of the local division of the loca	VPUL Wu Yugi and Sight State State and Annual Company and State
STREET, STREET	A COLOR		Seria Wei wild schill Serial Inne Inne Seni Wei and Serial Serial Serial Inner Seni Inner Seni Wei Seni Serial Serial Serial Inner Seni Inner
100 Mar 100 Mar	CON-ADDRESS		MMS.) Wid wa just real prather arecess?
the second second	Brill Property	and the second s	1971
A DESCRIPTION OF THE OWNER OWNER OF THE OWNER OWNER OF THE OWNER OWNE	the second		20%) Bur rudat anna burda 2008 2008 2009 Mul Bur rudat anna 1000 2008 2009 2009
and the second s	Concernance of the local division of the loc	and the second second	1971 ariting serves to the straid steel.
Bill Continues		States - 1	SPC12 Max Lot # doubt color them them to be NC12 Max Lot # doubt color them them to be NC12 Max Lot # doubt color them them them to be an
			1991 - Mel and Constraint Constraint (Constraint)
		and the second second	100
			LEWL Duri FLAG and conditioned and and and and and and and and and an
	Arrest Street of Control of Contr		2005) Wething server to The straint work
Barry Bire	A MARK	-	reft) down rafid agirf sardi. 1888 1888 1888
and the second second			Den Bid an best rand gewiter Atomater MEL an fund a vertaug generative atomater and an anti-anti-anti-anti-anti-anti-anti-anti-
			THEN, I have not a weak sector 2000 and the set and the base of an and base of any set and an artist and an art
			LANL BUT - STA AND STATE THAT THAT THAT
State of the second			EPPS Model And Additional Advances and Adva Advances and Advances a
Pacificher Milder	Play Marine	They down	AME: Serve yight eight cight 1944 2048 2048
		2	1991: Seld and post tool another provents. The entropy and the seld of the sel
			teri, We wange and dat he beg set by the dat we dat and the set and an er wan and an er the set of dat set
			Teach and state state state state state
		0.0	DBM1_DBM1EDIng_control to THM STRUCT_START
			THE AND TAKE A ADD TAKE A TO TAKE A TOTAL A
			er_septet@lanewshatedi.pdetac/teauxt_the #_tet
4	0	0	14/10/1915 (14/10/1916)) projectal/seri_americane/contraction/americane/

How did we get here?

- Computing industry demands more and faster storage with lower power consumption
- Ability of user to circumvent the caching system
 - clflush is an unprivileged instruction in x86
 - Other commands exist that skip the cache
- Availability of virtual to physical address mapping
 - Example: /proc/self/pagemap on Linux (not human-readable)
- Google patch for Android (Nov. 8, 2016)
 - Patched the ION memory allocator

More reading for those interested

- DRAMMER paper: <u>https://vvdveen.com/publications/drammer.pdf</u>
- Google Project Zero: <u>https://googleprojectzero.blogspot.com/2015/03/exp</u> <u>loiting-dram-rowhammer-bug-to-gain.html</u>
- First row hammer paper: <u>https://users.ece.cmu.edu/~yoonguk/papers/kim-isca14.pdf</u>
- Wikipedia:

https://en.wikipedia.org/wiki/Row hammer