Caches III

CSE 351 Spring 2019

Instructor:

Ruth Anderson

Teaching Assistants:

Gavin Cai Jack Eggleston John Feltrup Britt Henderson Richard Jiang Jack Skalitzky Sophie Tian Connie Wang Sam Wolfson Casey Xing Chin Yeoh



https://what-if.xkcd.com/111/

Administrivia

- Lab 3, due Wednesday (5/15)
- Homework 4, due Wed (5/22) (Structs, Caches)

Making memory accesses fast!

- Cache basics
- Principle of locality
- Memory hierarchies
- Cache organization
 - Direct-mapped (sets; index + tag)
 - Associativity (ways)
 - Replacement policy
 - Handling writes
- Program optimizations that consider caches

Direct-Mapped Cache



Direct-Mapped Cache Problem



Associativity

- What if we could store data in any place in the cache? *
 - More complicated hardware = more power consumed, slower
- So we combine the two ideas:
 - Each address maps to exactly one set
 - Each set can store block in more than one way



direct mapped

Cache Organization (3)

- Associativity (E): # of ways for each set
 - Such a cache is called an "E-way set associative cache"
 - We now index into cache *sets*, of which there are S = C/K/E
 - Use lowest $\log_2(C/K/E) = s$ bits of block address
 - <u>Direct-mapped</u>: E = 1, so $s = \log_2(C/K)$ as we saw previously
 - Fully associative: E = C/K, so s = 0 bits



Example Placement

block size:	16 B
capacity:	8 blocks
address:	16 bits

- Where would data from address 0x1833 be placed?
 - Binary: 0b 0001 1000 0011 0011

	t = <i>m</i> − <i>s</i> − <i>k</i>	$s = \log_2(C/K/E)$	$k = \log_2(K)$
$m{m}$ -bit address:	Tag (<mark>t</mark>)	Index (<i>s</i>)	Offset (k)

s = ?

Set Tag

0

1

2

3

2-way set associative

Data

s = ?

4-way set associative



Block Replacement

- * Any empty block in the correct set may be used to store block
- If there are no empty blocks, which one should we replace?
 - No choice for direct-mapped caches
 - Caches typically use something close to *least recently used (LRU)* (hardware usually implements "not most recently used")



Peer Instruction Question

- We have a cache of size 2 KiB with block size of 128 B.
 If our cache has 2 sets, what is its associativity?
 - Vote at <u>http://pollev.com/rea</u>
 - A. 2
 - **B.** 4
 - **C.** 8
 - **D.** 16
 - E. We're lost...
- If addresses are 16 bits wide, how wide is the Tag field?

General Cache Organization (*S*, *E*, *K***)**



Notation Review

- We just introduced a lot of new variable names!
 - Please be mindful of block size notation when you look at past exam questions or are watching videos

Variable	This Quarter	Formulas
Block size	K (B in book)	
Cache size	С	$M = 2^m \leftrightarrow m = \log M$
Associativity	E	$M = 2^m \leftrightarrow m = \log_2 M$ $S = 2^s \leftrightarrow s = \log_2 S$
Number of Sets	S	$K = 2^{k} \leftrightarrow k = \log_2 K$
Address space	М	$C = K \times E \times S$
Address width	m	$c = K \times E \times S$ $s = \log_2(C/K/E)$
Tag field width	t	$m = \frac{t}{t} + s + k$
Index field width	S	
Offset field width	k (b in book)	

Example Cache Parameters Problem

4 KiB address space, 125 cycles to go to memory.
 Fill in the following table:

Cache Size	256 B
Block Size	32 B
Associativity	2-way
Hit Time	3 cycles
Miss Rate	20%
Tag Bits	
Index Bits	
Offset Bits	
AMAT	

Locate set

Check if any line in set

1)

2)

Cache Read



Example: Direct-Mapped Cache (*E* = 1**)**

Direct-mapped: One line per set Block Size K = 8 B



Example: Direct-Mapped Cache (*E* = 1**)**

Direct-mapped: One line per set Block Size K = 8 B



Example: Direct-Mapped Cache (*E* = 1**)**

Direct-mapped: One line per set Block Size K = 8 B



No match? Then old line gets evicted and replaced

Example: Set-Associative Cache (*E* = 2**)**

2-way: Two lines per set Address of short int: Block Size K = 8 B **bits** 0....01 5 • tag tag V find set tag tag v tag tag V

• •



Example: Set-Associative Cache (E = 2)



block offset

Example: Set-Associative Cache (*E* = 2**)**



No match?

- One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU), ...

Types of Cache Misses: 3 C's!

- Compulsory (cold) miss
 - Occurs on first access to a block
- Conflict miss
 - Conflict misses occur when the cache is large enough, but multiple data objects all map to the same slot
 - e.g. referencing blocks 0, 8, 0, 8, ... could miss every time
 - Direct-mapped caches have more conflict misses than *E*-way set-associative (where *E* > 1)
- Capacity miss
 - Occurs when the set of active cache blocks (the *working set*) is larger than the cache (just won't fit, even if cache was *fully-associative*)
 - **Note:** *Fully-associative* only has Compulsory and Capacity misses

Example Code Analysis Problem

- Assuming the cache starts <u>cold</u> (all blocks invalid) and sum is stored in a register, calculate the miss rate:
 - m = 12 bits, C = 256 B, K = 32 B, E = 2

```
#define SIZE 8
long ar[SIZE][SIZE], sum = 0; // &ar=0x800
for (int i = 0; i < SIZE; i++)
   for (int j = 0; j < SIZE; j++)
      sum += ar[i][j];</pre>
```

What about writes?

- Multiple copies of data exist:
 - L1, L2, possibly L3, main memory
- What to do on a write-hit?
 - Write-through: write immediately to next level
 - Write-back: defer write to next level until line is evicted (replaced)
 - Must track which cache lines have been modified ("dirty bit")
- What to do on a write-miss?
 - Write-allocate: ("fetch on write") load into cache, update line in cache
 - Good if more writes or reads to the location follow
 - No-write-allocate: ("write around") just write immediately to memory
- Typical caches:
 - Write-back + Write-allocate, usually
 - Write-through + No-write-allocate, occasionally