Caches I CSE 351 Spring 2019

Instructor:

Ruth Anderson

Teaching Assistants:

Gavin Cai Jack Eggleston John Feltrup Britt Henderson Richard Jiang Jack Skalitzky Sophie Tian Connie Wang Sam Wolfson Casey Xing Chin Yeoh



Alt text: I looked at some of the data dumps from vulnerable sites, and it was ... bad. I saw emails, passwords, password hints. SSL keys and session cookies. Important servers brimming with visitor IPs. Attack ships on fire off the shoulder of Orion, c-beams glittering in the dark near the Tannhäuser Gate. I should probably patch OpenSSL.

http://xkcd.com/1353/

Administrivia

- Homework 3 due TONIGHT, Wednesday (5/8)
- Mid-quarter survey due Thursday (5/9)
- Lab 3, due Wednesday (5/15)
 - Bring your laptops to section tomorrow!
 - Download lab3 file and untar it before section
- Midterm Grading in progress, grades coming soon
 - Solutions posted on website
 - Rubric and grades will be found on Gradescope
 - Regrade requests will be open for a short time after grade release via Gradescope

Roadmap



Aside: Units and Prefixes

- Here focusing on large numbers (exponents > 0)
- Note that $10^3 \approx 2^{10}$
- SI prefixes are *ambiguous* if base 10 or 2
- IEC prefixes are unambiguously base 2

SI Size	Prefix	Symbol	IEC Size	Prefix	Symbol
10 ³	Kilo-	K	2 ¹⁰	Kibi-	Ki
10 ⁶	Mega-	М	2 ²⁰	Mebi-	Mi
10 ⁹	Giga-	G	2 ³⁰	Gibi-	Gi
10 ¹²	Tera-	Т	2 ⁴⁰	Tebi-	Ti
10 ¹⁵	Peta-	Р	2 ⁵⁰	Pebi-	Pi
1018	Exa-	E	2 ⁶⁰	Exbi-	Ei
10 ²¹	Zetta-	Z	2 ⁷⁰	Zebi-	Zi
10 ²⁴	Yotta-	Y	2 ⁸⁰	Yobi-	Yi

How to Remember?

- Will be given to you on Final reference sheet
- Mnemonics
 - There unfortunately isn't one well-accepted mnemonic
 - But that shouldn't stop you from trying to come with one!
 - Killer Mechanical Giraffe Teaches Pet, Extinct Zebra to Yodel
 - Kirby Missed Ganondorf Terribly, Potentially Exterminating Zelda and Yoshi
 - xkcd: Karl Marx Gave The Proletariat Eleven Zeppelins, Yo
 - <u>https://xkcd.com/992/</u>
 - Post your best on Piazza!

How does execution time grow with SIZE?

int array[SIZE]; int sum = 0; for (int i = 0; i < 200000; i++)</pre> **for** (**int** j = 0; j < SIZE; j++) sum += array[j]; Time Plot 120 (SIZE 6

Actual Data



Making memory accesses fast!

- *** Cache basics**
- * Principle of locality
- *** Memory hierarchies**
- Cache organization
- Program optimizations that consider caches

Processor-Memory Gap



Problem: Processor-Memory Bottleneck



Problem: lots of waiting on memory

cycle: single machine step (fixed-time)

Problem: Processor-Memory Bottleneck



cycle: single machine step (fixed-time)



- Pronunciation: "cash"
 - We abbreviate this as "\$"
- <u>English</u>: A hidden storage space for provisions, weapons, and/or treasures
- <u>Computer</u>: Memory with short access time used for the storage of frequently or recently used instructions (i-cache/I\$) or data (d-cache/D\$)
 - More generally: Used to optimize data transfers between any system elements with different characteristics (network interface cache, I/O cache, etc.)

General Cache Mechanics







Why Caches Work

 Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently

Why Caches Work

- Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently
- *Temporal* locality:



 Recently referenced items are *likely* to be referenced again in the near future

Why Caches Work

 Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently

Temporal locality:

 Recently referenced items are *likely* to be referenced again in the near future

Spatial locality:

- Items with nearby addresses tend to be referenced close together in time
- How do caches take advantage of this?





Example: Any Locality?



Data:

- Temporal: sum referenced in each iteration
- Spatial: array a [] accessed in stride-1 pattern

Instructions:

- <u>Temporal</u>: cycle through loop repeatedly
- Spatial: reference instructions in sequence

```
int sum_array_rows(int a[M][N])
{
    int i, j, sum = 0;
    for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];
    return sum;
}</pre>
```

Locality Example #1

int	<pre>sum_array_rows(int a[M][N])</pre>
{	int i, j, sum = 0;
	<pre>for (i = 0; i < M; i++) for (j = 0; j < N; j++)</pre>
	<pre>sum += a[i][j];</pre>
}	return sum; درم رم) د د د د د د

Layout in Memory											
a	a a	a	a	a	a	a	a	a	a	a	a
[0]	[0]	[0]	[0]	[1]	[1]	[1]	[1]	[2]	[2]	[2]	[2]
[0]		[2]	[3]	[0]	[1]	[2]	[3]	[0]	[1]	[2]	[3]
\sim	<u>م</u>	<u>ر</u>	5								
76	76 92					10	8(

Note: 76 is just one possible starting address of array a

M = 3, N=4							
a[0][0]	a[0][1]	a[0][2]	a[0][3]				
a[1][0]	a[1][1]	a[1][2]	a[1][3]				
a[2][0]	a[2][1]	a[2][2]	a[2][3]				

Access Pattern:	1)	a[0][0]
stride = ?	2)	a[0][1]
	3)	a[0][2]
"stride-1"	4)	a[0][3]
1 + = 48	5)	a[1][0]
1 MI - 10	6)	a[1][1]
	7)	a[1][2]
	8)	a[1][3]
	9)	a[2][0]
	10)	a[2][1]
	11)	a[2][2]
	12)	a[2][3]





M = 3	N=4						
a[0][0]	a[0][1]	a[0][2]	a[0][3]				
a[1][0]	a[1][1]	a[1][2]	a[1][3]				
a[2][0]	a[2][1]	a[2][2]	a[2][3]				

Access Pattern: 1) a[0][0] stride = ?

stride-N

2) a[1][0]

11) a[1][3]

12) a[2][3]

[0]

[1]

[1]

[1]

[2]

[2]

[2]

[3]

23

- What is wrong with this code?
- How can it be fixed?

$$\begin{array}{c} a[2][0][0] \ a[2][0][1] \ a[2][0][2] \ a[2][0][3] \\ a[1][0][0] \ a[1][0][1] \ a[1][0][2] \ a[1][0][3] \\ a[0][0][0] \ a[0][0][1] \ a[0][0][2] \ a[0][0][3] \\ a[0][0][0] \ a[0][0][1] \ a[0][0][2] \ a[0][0][3] \\ a[0][1][0] \ a[0][1][1] \ a[0][1][2] \ a[0][1][3] \\ a[0][1][0] \ a[0][1][1] \ a[0][1][2] \ a[0][1][3] \\ a[0][1][3] \\ m = 1 \\ a[0][2][0] \ a[0][2][1] \ a[0][2][2] \ a[0][2][3] \\ m = 0 \end{array}$$



stride - N*L How can it be fixed? inner loop: i→stride-L j→stride-1 k→stride-N*L

Layout in Memory (M = ?, N = 3, L = 4)



Cache Performance Metrics



takes HT + MP

- Huge difference between a cache hit and a cache miss
 - Could be 100x speed difference between accessing cache and main memory (measured in *clock cycles*)
- Miss Rate (MR)
 - Fraction of memory references not found in cache (misses / accesses) = 1 Hit Rate
- Hit Time (HT)
 - Time to deliver a block in the cache to the processor
 - Includes time to determine whether the block is in the cache
- Miss Penalty (MP)
 - Additional time required because of a miss

Cache Performance

- Two things hurt the performance of a cache:
 - Miss rate and miss penalty
- Average Memory Access Time (AMAT): average time to access memory considering both hits and misses AMAT \neq Hit time + Miss rate × Miss penalty (abbreviated AMAT = $HT + MR \times MP$) HT+HR +MT+MR HT * (I-MR) + (HT+MP) * MRHT-HEAPTR+HEAPTR+MP*MR
- 99% hit rate twice as good as 97% hit rate!
 - Assume HT of 1 clock cycle and MP of 100 clock cycles

 - 97%: AMAT = 1 + 0.03 · 100 = 4 clock cycles
 99%: AMAT = 1 + 0.01 · 100 = 2 clock cycles

Peer Instruction Question

 Processor specs: 200 ps clock, MP of 50 clock cycles, MR of 0.02 misses/instruction, and HT of 1 clock cycle

AMAT = $HT + MR \cdot MP = 1 + 0.02 \cdot 50 = (2 clock)$

- Which improvement would be best?
 - Vote at <u>http://pollev.com/rea</u>
 - A. 190 ps clock

$$2 \cdot 190 ps = 380 ps$$

B. Miss penalty of 40 clock cycles $1 + 0.62 \cdot 40 = 1.8 \text{ clock} \rightarrow 360 \text{ ps}$

C MR of 0.015 misses/instruction
$$1 + (0.015) \cdot 50 = 1.75 \cdot 350 \text{ ps}$$

Can we have more than one cache?

- Why would we want to do that?
 - Avoid going to memory!
- Typical performance numbers:
 - Miss Rate
 - L1 MR = 3-10%
 - L2 MR = Quite small (e.g. < 1%), depending on parameters, etc.
 - Hit Time
 - L1 HT = 4 clock cycles
 - L2 HT = 10 clock cycles
 - Miss Penalty
 - P = 50-200 cycles for missing in L2 & going to main memory
 - Trend: increasing!

O optimize L1 for fast HT O optimize L2 for low MR

An Example Memory Hierarchy



Summary

- Memory Hierarchy
 - Successively higher levels contain "most used" data from lower levels
 - Exploits temporal and spatial locality
 - Caches are intermediate storage levels used to optimize data transfers between any system elements with different characteristics
- Cache Performance
 - Ideal case: found in cache (hit)
 - Bad case: not found in cache (miss), search in next level
 - Average Memory Access Time (AMAT) = HT + MR × MP
 - Hurt by Miss Rate and Miss Penalty