

x86-64 Programming II

CSE 351 Spring 2019

Instructor:

Ruth Anderson

Teaching Assistants:

Gavin Cai

Jack Eggleston

John Feltrup

Britt Henderson

Richard Jiang

Jack Skalitzky


Sophie Tian

Connie Wang

Sam Wolfson

Casey Xing

Chin Yeoh



<http://xkcd.com/409/>

Administrivia

- ❖ Lab 1b due Monday (4/22)
 - Submit bits.c and lab1Breflect.txt
- ❖ Homework 2 due Wednesday (4/24)
 - On Integers, Floating Point, and x86-64
- ❖ Lab 2 (x86-64) coming soon, due Wednesday (5/01)
- ❖ Midterm in two weeks (Fri 5/03, 4:30pm in KNE 130)
 - No lecture that day

Address Computation Instruction

"Mem" Reg

❖ leaq src, dst

- "lea" stands for *load effective address*
- src is address expression (any of the formats we've seen)
- dst is a register \hookrightarrow calculates $Reg[R_b] + Reg[R_i] * S + D$
- Sets dst to the *address* computed by the src expression
(does not go to memory! – it just does math)
- Example: leaq (%rdx,%rcx,4), %rax

❖ Uses:

- Computing addresses without a memory reference
 - e.g. translation of p = $\&x[i]$; *address-of operator* $Reg[R_b] + Reg[R_i] * S + D$
- Computing arithmetic expressions of the form $x+k*i+d$
 - Though k can only be 1, 2, 4, or 8

Example: lea vs. mov

Registers

%rax	0x110
%rbx	0x8
%rcx	0x4
%rdx	0x100
%rdi	0x100
%rsi	0x1

Memory

Word Address
0x400
0xF
0x8
0x110
0x10
0x1

→

```
leaq (%rdx,%rcx,4), %rax  
movq (%rdx,%rcx,4), %rbx  
leaq (%rdx), %rdi  
movq (%rdx), %rsi
```

lea – “It just does math”

Arithmetic Example

```
long arith(long x, long y, long z)
{
    long t1 = x + y;
    long t2 = z + t1;
    long t3 = x + 4;
    long t4 = y * 48; ← replaced by lea & shift
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

Register	Use(s)
%rdi	1 st argument (x)
%rsi	2 nd argument (y)
%rdx	3 rd argument (z)

```
arith:
    leaq    (%rdi,%rsi), %rax      # rax=x+y(t1)
    addq    %rdx, %rax            # rax=x+y+z(t2)
    leaq    (%rsi,%rsi,2), %rdx  # rdx=3y
    salq    $4, %rdx             # rdx=48y(t4)
    leaq    4(%rdi,%rdx), %rcx
    imulq   %rcx, %rax
    ret
    ← multiplying two variables
```

leaq & shift

- ❖ Interesting Instructions
 - leaq: “address” computation
 - salq: shift
 - imulq: multiplication
 - Only used once!

Arithmetic Example

```
long arith(long x, long y, long z)
{
    long t1 = x + y;
    long t2 = z + t1;
    long t3 = x + 4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

Register	Use(s)
%rdi	x
%rsi	y
%rdx	z, t4
%rax	t1, t2, rval
%rcx	t5

limited registers means
they often get reused!

arith:		Comment
leaq (%rdi,%rsi), %rax	# rax/t1	= x + y
addq %rdx, %rax	# rax/t2	= t1 + z
leaq (%rsi,%rsi,2), %rdx	# rdx	= 3 * y
salq \$4, %rdx	# rdx/t4	= (3*y) * 16
leaq 4(%rdi,%rdx), %rcx	# rcx/t5	= x + t4 + 4
imulq %rcx, %rax	# rax/rval	= t5 * t2
ret		

Peer Instruction Question

- ❖ Which of the following x86-64 instructions correctly calculates: $\%rax = 9 * \%rdi$

- Vote at <http://pollev.com/review>

A. ~~leaq (,%rdi,9), %rax~~ $s \in \{1, 2, 4, 8\}$

B. ~~movq (,%rdi,9), %rax~~

C. ~~leaq (%rdi,%rdi,8), %rax~~ $\rightarrow \%rax = 9 * \%rdi$

D. ~~movq (%rdi,%rdi,8), %rax~~ $\rightarrow \%rax = *(9 * \%rdi)$

E. We're lost...

Control Flow

Register	Use(s)
%rdi	1 st argument (<u>x</u>)
%rsi	2 nd argument (<u>y</u>)
%rax	return value


```
long max(long x, long y)
{
    long max;
    if (x > y) {
        max = x;
    } else {
        max = y;
    }
    return max;
}
```

```
max:
???    X   %rdi, %rax
movq    ???
???    Y   %rsi, %rax
???    ???
movq    ???
ret
```

Control Flow

Register	Use(s)
%rdi	1 st argument (x)
%rsi	2 nd argument (y)
%rax	return value

```
long max(long x, long y)
{
    long max;
    if (x > y) {
        max = x;
    } else {
        max = y;
    }
    return max;
}
```



Conditionals and Control Flow

- ❖ Conditional branch/jump
 - Jump to somewhere else if some *condition* is true, otherwise execute next instruction
- ❖ Unconditional branch/jump
 - Always jump when you get to this instruction
- ❖ Together, they can implement most control flow constructs in high-level languages:
 - **if** (*condition*) **then** { ... } **else** { ... }
 - **while** (*condition*) { ... }
 - **do** { ... } **while** (*condition*)
 - **for** (*initialization*; *condition*; *iterative*) { ... }
 - **switch** { ... }

x86 Control Flow

- ❖ Condition codes
- ❖ Conditional and unconditional branches
- ❖ Loops
- ❖ Switches

Processor State (x86-64, partial)


- ❖ Information about currently executing program
 - Temporary data (`%rax`, ...)
 - Location of runtime stack (`%rsp`)
 - Location of current code control point (`%rip`, ...)
 - Status of recent tests (**CF**, **ZF**, **SF**, **OF**) "flags"
 - Single bit registers:

Registers

<code>%rax</code>	<code>%r8</code>
<code>%rbx</code>	<code>%r9</code>
<code>%rcx</code>	<code>%r10</code>
<code>%rdx</code>	<code>%r11</code>
<code>%rsi</code>	<code>%r12</code>
<code>%rdi</code>	<code>%r13</code>
<code>%rsp</code>	<code>%r14</code>
<code>%rbp</code>	<code>%r15</code>



current top of the Stack



Condition Codes (Implicit Setting)

$\%rcx$

- ❖ *Implicitly* set by **arithmetic** operations

- (think of it as side effects)
- Example: **addq** src, dst $\leftrightarrow r = d+s$

$\%rcx, \%rcx$

$$\begin{array}{r}
 0x80 - - 0 \\
 0b10000..0 \\
 + 100 - - - 0 \\
 \hline
 10000..0
 \end{array}$$

- **CF=1** if carry out from MSB (*unsigned* overflow)

$CF = 1$

- **ZF=1** if $r==0$

$ZF = 1$

- **SF=1** if $\underline{r<0}$ (if MSB is 1)

$SF = 0$


- **OF=1** if *signed* overflow

$OF = 1$

$(s>0 \ \&\& \ d>0 \ \&\& \ r<0) \ | \ | \ (s<0 \ \&\& \ d<0 \ \&\& \ r>=0)$

- **Not** set by **lea** instruction (beware!)

↑ signs don't match!



Condition Codes (Explicit Setting: Compare)


- ❖ *Explicitly set by Compare instruction*

- **cmpq** src1, src2 *like subq a,b → b = b - a*
- **cmpq** a, b sets flags based on b-a, but doesn't store

- **CF=1** if carry out from MSB (good for *unsigned* comparison)
- **ZF=1** if $a == b$ ($b - a == 0$)
- **SF=1** if $(b - a) < 0$ (if MSB is 1)
- **OF=1** if *signed* overflow

$$(a > 0 \quad \&\& \quad b < 0 \quad \&\& \quad (b - a) > 0) \quad || \\ (a < 0 \quad \&\& \quad b > 0 \quad \&\& \quad (b - a) < 0)$$



Carry Flag



Zero Flag



Sign Flag



Overflow Flag

Condition Codes (Explicit Setting: Test)

- ❖ *Explicitly* set by **Test** instruction
 - **testq** src2, src1 like andq a, b
 - **testq** a, b sets flags based on a&b, but doesn't store
 - Useful to have one of the operands be a *mask*
 - Can't have carry out (**CF**) or overflow (**OF**)
= *O* *=* *O*
 - **ZF=1** if a&b==0
 - **SF=1** if a&b<0 (signed)



Using Condition Codes: Jumping

❖ j* Instructions

- Jumps to **target** (an address) based on condition codes

don't worry about the details

Instruction	Condition	Description (always compared to 0)
<u>jmp</u> target	1	Unconditional
<u>je</u> target	ZF	Equal / Zero
<u>jne</u> target	~ZF	Not Equal / Not Zero
<u>js</u> target	SF	Negative
<u>jns</u> target	~SF	Nonnegative
<u>jg</u> target	~(SF^OF) & ~ZF	Greater (Signed)
<u>jge</u> target	~(SF^OF)	Greater or Equal (Signed)
<u>jl</u> target	(SF^OF)	Less (Signed)
<u>jle</u> target	(SF^OF) ZF	Less or Equal (Signed)
<u>ja</u> target	~CF & ~ZF	Above (unsigned ">")
<u>jb</u> target	CF	Below (unsigned "<")

Using Condition Codes: Setting

❖ set* Instructions

- Set low-order byte of dst to 0 or 1 based on condition codes
- Does not alter remaining 7 bytes

False \rightarrow 0b 0000 000 = 0x 00
True \rightarrow 0b 0000 001 = 0x 01

Same instruction
suffixes as
 j^* instructions!

Instruction	Condition	Description
sete dst	ZF	Equal / Zero
setne dst	\sim ZF	Not Equal / Not Zero
sets dst	SF	Negative
setns dst	\sim SF	Nonnegative
setg dst	\sim (SF \wedge OF) & \sim ZF	Greater (Signed)
setge dst	\sim (SF \wedge OF)	Greater or Equal (Signed)
setl dst	(SF \wedge OF)	Less (Signed)
setle dst	(SF \wedge OF) ZF	Less or Equal (Signed)
seta dst	\sim CF & \sim ZF	Above (unsigned ">")
setb dst	CF	Below (unsigned "<")

Reminder: x86-64 Integer Registers

- ❖ Accessing the low-order byte:

%rax	%al
%rbx	%bl
%rcx	%cl
%rdx	%dl
%rsi	%sil
%rdi	%dil
%rsp	%spl
%rbp	%bpl
%r8	%r8b
%r9	%r9b
%r10	%r10b
%r11	%r11b
%r12	%r12b
%r13	%r13b
%r14	%r14b
%r15	%r15b

↑_{8B}

↑_{1B}



Reading Condition Codes

e, ne, g, l, ...

❖ set^{*} Instructions

- Set a low-order byte to 0 or 1 based on condition codes
- Operand is byte register (e.g. al, dl) or a byte in memory
- Do not alter remaining bytes in register
 - Typically use movzbl (zero-extended mov) to finish job

Register	Use(s)
%rdi	1 st argument (x)
%rsi	2 nd argument (y)
%rax	return value

```
int gt(long x, long y)
{
    return x > y; // x - y > 0
}
```

```
zero-extend
cmpq %rsi, %rdi # set flags based on x-y
setg %al           # %al = (x>y)
movzbl %al, %eax  # %rax = (x>y)
ret
```

← lowest byte
← whole register

Reading Condition Codes

❖ set* Instructions

- Set a low-order byte to 0 or 1 based on condition codes
- Operand is byte register (e.g. al, dl) or a byte in memory
- Do not alter remaining bytes in register
 - Typically use movzbl (zero-extended mov) to finish job

```
int gt(long x, long y)
{
    return x > y;
}
```

```
cmpq    %rsi, %rdi      # Compare x:y
setg    %al               # Set when >
movzbl  %al, %eax       # Zero rest of %rax
ret
```

Register	Use(s)
%rdi	1 st argument (x)
%rsi	2 nd argument (y)
%rax	return value

Aside: `movz` and `movs`

^{2 width specifiers: b, w, l, q}
_{1 2 4 8 bytes}

`movz__ src, regDest` # Move with zero extension

`movs__ src, regDest` # Move with sign extension


- Copy from a *smaller* source value to a *larger* destination
- Source can be memory or register; Destination *must* be a register
- Fill remaining bits of dest with **zero** (`movz`) or **sign bit** (`movs`)

`movzSD` / `movsSD`:

S – size of source (**b** = 1 byte, **w** = 2)

D – size of dest (**w** = 2 bytes, **l** = 4, **q** = 8)

Example:
`movzbq %al, %rbx`
Zero-extend → 1 byte → 8 bytes



Aside: `movz` and `movs`

`movz__ src, regDest`

Move with zero extension

`movs__ src, regDest`

Move with sign extension

- Copy from a *smaller* source value to a *larger* destination
- Source can be memory or register; Destination *must* be a register
- Fill remaining bits of dest with **zero** (`movz`) or **sign bit** (`movs`)

`movzSD` / `movsSD`:

S – size of source (**b** = 1 byte, **w** = 2)


D – size of dest (**w** = 2 bytes, **l** = 4, **q** = 8)

Note: In x86-64, any instruction that generates a 32-bit (long word) value for a register also sets the high-order portion of the register to 0. Good example on p. 184 in the textbook.

Example: ^{1 byte}

`movsb` ^{1 byte} ~~l~~ (%rax), %ebx

Copy 1 byte from memory into
8-byte register & sign extend it



Summary

- ❖ Control flow in x86 determined by status of Condition Codes
 - Showed **Carry**, **Zero**, **Sign**, and **Overflow**, though others exist
 - Set flags with arithmetic instructions (implicit) or Compare and Test (explicit)
 - Set instructions read out flag values
 - Jump instructions use flag values to determine next instruction to execute