

x86-64 Programming I

CSE 351 Spring 2019

Instructor:

Ruth Anderson

Teaching Assistants:

Gavin Cai

Jack Eggleston

John Feltrup

Britt Henderson

Richard Jiang

Jack Skalitzky


Sophie Tian

Connie Wang

Sam Wolfson

Casey Xing

Chin Yeoh



<http://www.smbc-comics.com/?id=2999>

Administrivia

- ❖ Lab 1b due Monday (4/22)
 - Submit `bits.c` and `lab1Breflect.txt`
- ❖ Homework 2 due Wednesday (4/24)
 - On Integers, Floating Point, and x86-64
- ❖ Lab 2 (x86-64) coming soon, due Wednesday (5/01)


Non-Compiling Code

- ❖ You get a zero on the assignment
 - No excuses – you have access to our grading environment

Writing Assembly Code? In 2019???

- ❖ Chances are, you'll never write a program in assembly, but understanding assembly is the key to the machine-level execution model:
 - Behavior of programs in the presence of bugs
 - When high-level language model breaks down
 - Tuning program performance
 - Understand optimizations done/not done by the compiler
 - Understanding sources of program inefficiency
 - Implementing systems software
 - What are the “states” of processes that the OS must manage
 - Using special units (timers, I/O co-processors, etc.) inside processor!
 - Fighting malicious software
 - Distributed software is in binary form

Assembly Programmer's View



- ❖ Programmer-visible state
 - PC: the Program Counter (%rip in x86-64)
 - Address of next instruction
 - Named registers
 - Together in “register file”
 - Heavily used program data
 - Condition codes
 - Store status information about most recent arithmetic operation
 - Used for conditional branching
- ❖ Memory
 - Byte-addressable array
 - Code and user data
 - Includes *the Stack* (for supporting procedures)

x86-64 Assembly “Data Types”

★ Integral data of 1, 2, 4, or 8 bytes

- Data values
- Addresses

❖ Floating point data of 4, 8, 10 or 2x8 or 4x4 or 8x2

- Different registers for those (e.g. %xmm1, %ymm2)
- Come from *extensions to x86* (SSE, AVX, ...)

❖ No aggregate types such as arrays or structures

- Just contiguously allocated bytes in memory

❖ Two common syntaxes

- ✓ ■ “AT&T”: used by our course, slides, textbook, gnu tools, ...
- ✗ ■ “Intel”: used by Intel documentation, Intel tools, ...
- Must know which you’re reading


operation op₁, op₂

What is a Register?

- ❖ A location in the CPU that stores a small amount of data, which can be accessed very quickly (once every clock cycle)
- ❖ Registers have names, not *addresses*
 - In assembly, they start with % (e.g. %rsi)
- ❖ Registers are at the heart of assembly programming
 - They are a precious commodity in all architectures, but *especially x86* *only 16 of them...*


x86-64 Integer Registers – 64 bits wide

Word



- Can reference low-order 4 bytes (also low-order 2 & 1 bytes)

Some History: IA32 Registers – 32 bits wide



Memory vs. Registers

❖ Addresses

- 0x7FFFD024C3DC

❖ Big

- ~ 8 GiB

❖ Slow

- ~50-100 ns

❖ Dynamic

- Can “grow” as needed while program runs

vs. Names

%rdi

vs. Small

(16 x 8 B) = 128 B
64 bits

vs. Fast

sub-nanosecond timescale

vs. Static

fixed number in hardware

Three Basic Kinds of Instructions

1) Transfer data between memory and register

- *Load* data from memory into register
 - $\%r\text{eg} = \text{Mem}[\text{address}]$
- *Store* register data into memory
 - $\text{Mem}[\text{address}] = \%r\text{eg}$

Remember: Memory is indexed just like an array of bytes!

2) Perform arithmetic operation on register or memory data

- $c = a + b;$ $z = x << y;$ $i = h \& g;$

3) Control flow: what instruction to execute next

- Unconditional jumps to/from procedures
- Conditional branches

Operand types

operation op¹, op²

❖ **Immediate:** Constant integer data

- Examples: $\$0x400$, $\$-533$
hex decimal
- Like C literal, but prefixed with '\$'
- Encoded with 1, 2, 4, or 8 bytes
depending on the instruction

❖ **Register:** 1 of 16 integer registers

- Examples: %rax, %r13
- But %rsp reserved for special use
- Others have special uses for particular instructions

❖ **Memory:** Consecutive bytes of memory

at a computed address

- Simplest example: (%rax)
- Various other “address modes”

A vertical stack of 16 rectangular boxes, each containing a register name: %rax, %rcx, %rdx, %rbx, %rsi, %rdi, %rsp (stack pointer), %rbp, and %r16 through %r15 at the bottom.

take data in %rax,
treat as address,
pull data at that address

16 regs total

x86-64 Introduction

- ❖ Data transfer instruction (`mov`)
- ❖ Arithmetic operations
- ❖ Memory addressing modes
 - swap example
- ❖ Address computation instruction (`lea`)

Moving Data

instruction name
width specifier

copies data

- ❖ General form: `mov_ source, destination`
 - Missing letter (_) specifies size of operands
 - Note that due to backwards-compatible support for 8086 programs (16-bit machines!), “word” means 16 bits = 2 bytes in x86 instruction names
 - Lots of these in typical code

- ❖ `movb src, dst`
 - Move 1-byte “byte”
- ❖ `movw src, dst`
 - Move 2-byte “word”
- ❖ `movl src, dst`
 - Move 4-byte “long word”
- ❖ `movq src, dst`
 - Move 8-byte “quad word”

movq Operand Combinations

movq src, dst

Source	Dest	Src, Dest	C Analog
<u>movq</u>	Imm	movq \$0x4, %rax	var_a = 0x4;
		movq \$-147, (%rax)	*p_a = -147;
		movq %rax, %rdx	var_d = var_a;
	Reg	movq %rax, (%rdx)	*p_d = var_a;
		movq (%rax), %rdx	var_d = *p_a;
	Mem		

- ❖ *Cannot do memory-memory transfer with a single instruction*

- How would you do it?

(1) Mem → Reg

(2) Reg → Mem

x86 C
 Imm ← Constant
 Reg ← Variable
 Mem ← dereferencing
 a pointer

var_a = 0x4;

*p_a = -147;

var_d = var_a;

*p_d = var_a;

var_d = *p_a;

movq (%rax), %rdx

movq %rdx, (%rbx)

Some Arithmetic Operations

- Binary (two-operand) Instructions:

- Maximum of one memory operand
- Beware argument order!
- No distinction between signed and unsigned
 - Only arithmetic vs. logical shifts
- How do you implement

$r3 = r1 + r2$?
 $\%rcx \quad \%rax \quad \%rbx$

Format	Computation	
addq src, dst	$dst = dst + src$	($dst \leftarrow src$)
subq src, dst	$dst = dst - src$	
imulq src, dst	$dst = dst * src$	signed mult
sarq src, dst	$dst = dst >> src$	Arithmetic
shrq src, dst	$dst = dst >> src$	Logical
shlq src, dst	$dst = dst << src$	(same as salq)
xorq src, dst	$dst = dst \wedge src$	
andq src, dst	$dst = dst \& src$	
orq src, dst	$dst = dst / src$	

operation

operand size specifier (b,w,l,q)

- ① clear r3
② add r1 to r3 \Rightarrow addq %rax,%rcx
③ add r2 to r3 \Rightarrow addq %rbx,%rcx

other ways to set to 0:

subq %rcx, %rcx
andq \$0, %rcx
xorq %rcx, %rcx
imulq \$0, %rcx

Imm, Reg, or Mem

($dst \leftarrow src$)

signed mult

Arithmetic

Logical

(same as salq)

movq %rax,%rcx
addq %rbx,%rcx

Some Arithmetic Operations

- ❖ Unary (one-operand) Instructions:

Format	Computation	
incq <i>dst</i>	$dst = dst + 1$	increment
decq <i>dst</i>	$dst = dst - 1$	decrement
negq <i>dst</i>	$dst = -dst$	negate
notq <i>dst</i>	$dst = \sim dst$	bitwise complement

- ❖ See CSPP Section 3.5.5 for more instructions:
`mulq`, `cqto`, `idivq`, `divq`

Arithmetic Example

```
long simple_arith(long x, long y)
{
    long t1 = x + y;           don't actually need new variables!
    long t2 = t1 * 3;
    return t2;
}
```

Register	Use(s)
%rdi	1 st argument (x)
%rsi	2 nd argument (y)
%rax	return value

Convention!

```
y += x;
y *= 3;
long r = y; } must return
return r;
```

```
simple_arith:  

addq    %rdi, %rsi  

imulq   $3, %rsi  

movq    %rsi, %rax  

ret     # return
```

Example of Basic Addressing Modes

```
void swap(long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```


swap:

```
movq (%rdi), %rax
movq (%rsi), %rdx
movq %rdx, (%rdi)
movq %rax, (%rsi)
ret
```

Mem operands

Understanding swap()


```
void swap(long *xp, long *yp)
{
    long t0 = *xp;
    long t1 = *yp;
    *xp = t1;
    *yp = t0;
}
```



```
swap:
    movq (%rdi), %rax
    movq (%rsi), %rdx
    movq %rdx, (%rdi)
    movq %rax, (%rsi)
    ret
```

<u>Register</u>	<u>Variable</u>
%rdi	↔ xp
%rsi	↔ yp
%rax	↔ t0
%rdx	↔ t1

Understanding swap()




swap:

	src	dst
movq	(%rdi), %rax	# t0 = *xp
movq	(%rsi), %rdx	# t1 = *yp
movq	%rdx, (%rdi)	# *xp = t1
movq	%rax, (%rsi)	# *yp = t0
ret		


Comment

Understanding swap()




```
swap:  
    movq    (%rdi), %rax    # t0 = *xp  
    movq    (%rsi), %rdx    # t1 = *yp  
    movq    %rdx, (%rdi)    # *xp = t1  
    movq    %rax, (%rsi)    # *yp = t0  
    ret
```

Understanding swap()




```
swap:  
    movq (%rdi), %rax    # t0 = *xp  
    movq (%rsi), %rdx    # t1 = *yp  
    movq %rdx, (%rdi)    # *xp = t1  
    movq %rax, (%rsi)    # *yp = t0  
    ret
```

Understanding swap()



```
swap:  
    movq    (%rdi), %rax    # t0 = *xp  
    movq    (%rsi), %rdx    # t1 = *yp  
    movq    %rdx, (%rdi)    # *xp = t1  
    movq    %rax, (%rsi)    # *yp = t0  
    ret
```

Understanding swap()



```
swap:
```

```
    movq (%rdi), %rax    # t0 = *xp
    movq (%rsi), %rdx    # t1 = *yp
    movq %rdx, (%rdi)    # *xp = t1
    movq %rax, (%rsi)    # *yp = t0
    ret
```

Memory Addressing Modes: Basic

❖ Indirect:

name of register
↓
 (R)

$\text{Mem}[Reg[R]]$
↑
Treat Mem as an array
↑
value stored in register

- Data in register R specifies the memory address
- Like pointer dereference in C
- Example: `movq (%rcx), %rax`

❖ Displacement:

$D(R)$

$\text{Mem}[Reg[R]+D]$

- Data in register R specifies the *start* of some memory region
- Constant displacement D specifies the offset from that address
- Example: `movq 8(%rbp), %rdx`

$rbp + 8$

Complete Memory Addressing Modes

❖ General:

- D(R_b, R_i, S) Mem[Reg[R_b]+Reg[R_i]*S+D]

$ar[i] \leftrightarrow * (ar + i) \rightarrow Mem[ar + i * \text{size of (datatype)}]$

- R_b: Base register (any register)
- R_i: Index register (any register except %rsp)
- S: Scale factor (1, 2, 4, 8) – why these numbers? data type widths
- D: Constant displacement value (a.k.a. immediate)

❖ Special cases (see CSPP Figure 3.3 on p.181)

Default +

- D(R_b, R_i) Mem[Reg[R_b]+Reg[R_i]+D] (S=1)
- (R_b, R_i, S) Mem[Reg[R_b]+Reg[R_i]*S] (D=0)
- (R_b, R_i) Mem[Reg[R_b]+Reg[R_i]] (S=1, D=0)
- (, R_i, S) Mem[Reg[R_i]*S] (R_b=0, D=0)

↑ so reg name not interpreted as R_b

(if not specified) default values:

$S = 1$
 $D = 0$
 $\text{Reg}[Rb] = 0$
 $\text{Reg}[Ri] = 0$

Address Computation Examples

%rdx	0xf000
%rcx	0x0100

$D(Rb, Ri, S) \rightarrow$
 $\text{Mem}[\underline{\text{Reg}[Rb] + \text{Reg}[Ri] * S + D}]$
 ignore the memory access for now

Expression	Address Computation	Address (8 bytes wide)
$0x8(\underline{Rb}, \underline{Ri})$	$\text{Reg}[Rb] + D = 0xf000 + 0x8$	0xf008
$(\underline{Rb}, \underline{Ri}, \underline{Ri})$	$\text{Reg}[Rb] + \text{Reg}[Ri] * 1$	0xf100
$(\underline{Rb}, \underline{Ri}, \underline{S})$	$*4$	0xf400
$0x80(, \underline{Ri}, \underline{S})$	$\text{Reg}[Ri] * 2 + 0x80$	0x1e080

$$\begin{aligned} & 0xf000 * 2 \\ & 0xf000 \ll 1 = 0x1e000 \\ & \begin{array}{r} 1111\ 0000 \\ 11110\ 0000\dots0 \end{array} \end{aligned}$$

Summary

- ❖ There are 3 types of operands in x86-64
 - Immediate, Register, Memory
- ❖ There are 3 types of instructions in x86-64
 - Data transfer, Arithmetic, Control Flow
- ❖ **Memory Addressing Modes:** The addresses used for accessing memory in `mov` (and other) instructions can be computed in several different ways
 - *Base register, index register, scale factor, and displacement* map well to pointer arithmetic operations