

# CSE 351 Section 9 – Virtual Memory

## Exercises:

1) Name three specific benefits of using virtual memory:

Bridges memory and disk in memory hierarchy (treats Mem as a cache for Disk).  
Simulates full address space for each process (simplifies memory management for programmers).  
Enforces protection (and sharing) between processes.

2) What should happen to the TLB when a new entry is loaded into the page table base register?

Updating the PTBR means that we are switching processes. The page table entries currently in the TLB corresponded to the old page table & process, so none of them are valid once we context switch. **The valid bits of the TLB should all be set to 0 (invalidated).**

3) Fill in the formulas below using *descriptions*, not variables:

Page offset bits =  $\log_2(\text{bytes in a page})$

Virtual address bits = **virtual page number bits** + page offset bits

Physical address bits = physical page number bits + **page offset bits**

Virtual page number bits =  $\log_2(\text{number of virtual pages})$

Entries in a page table = **number of virtual pages**

4) Fill in the following table:

VA width ( $n$ )	PA width ( $m$ )	Page size ( $P$ )	VPN width	PPN width	Bits in PTE (assume V, D, R, W, X)
32	32	16 KiB	18	18	23
32	26	8 KiB	19	13	18
36	32	32 KiB	21	17	22
40	36	32 KiB	25	21	26
64	40	64 KiB	48	24	29

$p = \log_2 P$ , VPN width =  $n - p$ , PPN width =  $m - p$ , bits in PTE = PPN width + 5

5) **Processor:** 16-bit addresses, 256-byte pages

**TLB:** 8-entry fully associative with LRU replacement

- Track LRU (shown in decimal) using 3 bits to encode the order in which pages were accessed, with 0 being the most recent

At some time instant, the TLB for the current process is in the initial state given below.

Assume that all page table entries that are not in the initial TLB have read and write permissions, but no execute permission (i.e. R = 1, W = 1, X = 0).

- OS will assign new pages starting at PPN 0x20, with read and write permissions but no execute permission (i.e. R = 1, W = 1, X = 0).

**Fill in the final state of the TLB according to the access pattern below.** For each access, indicate if it leads to a:

- a) TLB hit? b) TLB miss? c) Page fault? d) Protection fault?

**Initial TLB:**

TLBT	PPN	Valid	R	W	X	Dirty	LRU
0x01	0x11	1	1	1	0	1	0
0x02	0x18	1	1	0	0	0	6
0x10	0x13	1	1	1	1	1	1
0x20	0x12	1	0	1	0	0	5
0x00	0x00	0	0	0	0	0	7
0x11	0x14	1	1	0	0	0	4
0xAC	0x15	1	1	0	0	0	2
0x34	0x16	1	1	1	0	1	3

**Page Table (partial):**

VPN	Valid	PPN	VPN	Valid	PPN
0x0	0	0x00	0x8	1	0x1C
0x1	1	0x19	0x9	1	0x1D
0x2	1	0x18	0xA	0	0x1E
0x3	1	0x17	0xB	1	0x1F
0x4	0	-	0xC	0	-
0x5	0	-	0xD	1	0x09
0x6	1	0x1A	0xE	0	-
0x7	0	-	0xF	1	0x1B

$n = 16, p = 8$ , so VPN width =  $n - p = 8$  bits. TLB is fully associative, so  $S = 1$  and  $TLBT = VPN$ .

1. Read 0x11F0 → TLBT = 0x11, TLB Hit

TLBT	PPN	Valid	R	W	X	Dirty	LRU
0x01	0x11	1	1	1	0	1	1
0x02	0x18	1	1	0	0	0	6
0x10	0x13	1	1	1	1	1	2
0x20	0x12	1	0	1	0	0	5
0x00	0x00	0	0	0	0	0	7
0x11	0x14	1	1	0	0	0	0
0xAC	0x15	1	1	0	0	0	3
0x34	0x16	1	1	1	0	1	4

2. Write 0x0301 → TLBT = 0x03, TLB Miss, no page fault  
Load PPN 0x17 into TLB and replace LRU block

TLBT	PPN	Valid	R	W	X	Dirty	LRU
0x01	0x11	1	1	1	0	1	2
0x02	0x18	1	1	0	0	0	7
0x10	0x13	1	1	1	1	1	3
0x20	0x12	1	0	1	0	0	6
0x03	0x17	1	1	1	0	1	0
0x11	0x14	1	1	0	0	0	1
0xAC	0x15	1	1	0	0	0	4
0x34	0x16	1	1	1	0	1	5

3. Write 0x20AE → TLBT = 0x20, TLB Hit

TLBT	PPN	Valid	R	W	X	Dirty	LRU
0x01	0x11	1	1	1	0	1	3
0x02	0x18	1	1	0	0	0	7
0x10	0x13	1	1	1	1	1	4
0x20	0x12	1	0	1	0	1	0
0x03	0x17	1	1	1	0	1	1
0x11	0x14	1	1	0	0	0	2
0xAC	0x15	1	1	0	0	0	5
0x34	0x16	1	1	1	0	1	6

4. Write 0x0532 → TLBT = 0x05, TLB Miss, Page fault  
Map 0x05 to PPN 0x20 and replace LRU

TLBT	PPN	Valid	R	W	X	Dirty	LRU
0x01	0x11	1	1	1	0	1	4
0x05	0x20	1	1	1	0	1	0
0x10	0x13	1	1	1	1	1	5
0x20	0x12	1	0	1	0	1	1
0x03	0x17	1	1	1	0	1	2
0x11	0x14	1	1	0	0	0	3
0xAC	0x15	1	1	0	0	0	6
0x34	0x16	1	1	1	0	1	7

5. Read 0x0E15 → TLBT = 0x0E, TLB Miss, Page fault  
Map 0x0E to PPN 0x21 and replace LRU

TLBT	PPN	Valid	R	W	X	Dirty	LRU
0x01	0x11	1	1	1	0	1	5
0x05	0x20	1	1	1	0	1	1
0x10	0x13	1	1	1	1	1	6
0x20	0x12	1	0	1	0	1	2
0x03	0x17	1	1	1	0	1	3
0x11	0x14	1	1	0	0	0	4
0xAC	0x15	1	1	0	0	0	7
<b>0x0E</b>	<b>0x21</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>0</b>

6. Write 0xACFF → TLBT = 0xAC, TLB Hit, Protection fault

TLBT	PPN	Valid	R	W	X	Dirty	LRU
0x01	0x11	1	1	1	0	1	6
0x05	0x20	1	1	1	0	1	2
0x10	0x13	1	1	1	1	1	7
0x20	0x12	1	0	1	0	1	3
0x03	0x17	1	1	1	0	1	4
0x11	0x14	1	1	0	0	0	5
0xAC	0x15	1	1	0	0	0	<b>0</b>
0x0E	0x21	1	1	1	0	0	1

**Final TLB:**

TLBT	PPN	Valid	R	W	X	Dirty	LRU
<b>0x01</b>	<b>0x11</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>1</b>	<b>6</b>
<b>0x05</b>	<b>0x20</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>1</b>	<b>2</b>
<b>0x10</b>	<b>0x13</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>7</b>
<b>0x20</b>	<b>0x12</b>	<b>1</b>	<b>0</b>	<b>1</b>	<b>0</b>	<b>1</b>	<b>3</b>
<b>0x03</b>	<b>0x17</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>1</b>	<b>4</b>
<b>0x11</b>	<b>0x14</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>5</b>
<b>0xAC</b>	<b>0x15</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
<b>0x0E</b>	<b>0x21</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>