# CSE 351 Section 7 – Caches

Hi there! Welcome back to section, we're happy that you're here  $\odot$ 

#### **IEC Prefixing System**

We often need to express large numbers and the preferred tool for doing so is the IEC Prefixing System!

Kibi-	(Ki)	$2^{10} pprox 10^3$	Pebi-	(Pi)	$2^{50} pprox 10^{15}$
Mebi-	(Mi)	$2^{20} pprox 10^6$	Exbi-	(Ei)	$2^{60} pprox 10^{18}$
Gibi-	(Gi)	$2^{30} pprox 10^9$	Zebi-	(Zi)	$2^{70} pprox 10^{21}$
Tebi-	(Ti)	$2^{40} pprox 10^{12}$	Yobi-	(Yi)	$2^{80} pprox 10^{24}$

#### Prefix Exercises:

Write the following as powers of 2. The first one has been done for you:

2 Ki-bytes = <b>2</b> <sup>11</sup> <b>bytes</b>	64 Gi-bits =	16 Mi-integers =
256 Pi-pencils =	512 Ki-books =	128 Ei-students =

Write the following using IEC Prefixes. The first one has been done for you:

$2^{15}$ cats = <b>32 Ki-cats</b>	$2^{34}$ birds =	2 <sup>43</sup> huskies =
2 <sup>61</sup> things =	$2^{27}$ caches =	2 <sup>58</sup> addresses =

# Accessing a Cache (Hit or Miss?)

Assume the following caches all have block size  $\mathbf{I} = 4$  and are in the current state shown (you can ignore "-"). All values are shown in hex. Tag fields are NOT padded, while bytes of the cache blocks are shown in full. The word size for the machine with these caches is 12 bits (i.e. addresses are 12 bits long)

#### Direct-Mapped:

Set	Valid	Tag	<b>B0</b>	B1	B2	B3
0	1	15	63	В4	C1	A4
1	0	_	—	—		—
2	0	_	-	—		—
3	1	D	DE	AF	BA	DE
4	0	_	—	—		—
5	0	_	—	—		—
6	1	13	31	14	15	93
7	0	_	_	_	_	—

Set	Valid	Tag	<b>B0</b>	B1	B2	<b>B3</b>
8	0	—	—	—	—	_
9	1	0	01	12	23	34
Α	1	1	98	89	CB	BC
В	0	1E	4B	33	10	54
С	0	-	—	—	—	_
D	1	11	C0	04	39	AA
Е	0	_	—	—	—	_
F	1	F	FF	6F	30	0

Offset bits: \_\_\_\_\_

Index bits:

Tag bits:

	Hit or Miss?	Data returned
a) Read 1 byte at 0x7AC		
b) Read 1 byte at 0x024		
c) Read 1 byte at 0x99F		

2-way Set Associative:

Set	Valid	Tag	B0	B1	B2	B3	S
0	0	<u> </u>	-	-	-	_	
1	0	_	_	_	_	_	
2	1	3	4F	D4	A1	3B	
3	0	_	—	—	—	—	
4	0	6	CA	FE	FO	0D	
5	1	21	DE	AD	BE	EF	
6	0	_	—	_	—	—	
7	1	11	00	12	51	55	

Set	Valid	Tag	B0	B1	B2	B3
0	0	_	—	-	-	-
1	1	2F	01	20	40	03
2	1	ΟE	99	09	87	56
3	0	_	—	-	_	-
4	0	_	_	—	—	_
5	0	-	—	—	—	-
6	1	37	22	В6	DB	AA
7	0	_	—	_	_	_

Offset bits: \_\_\_\_\_

Index bits:

Tag bits:

	Hit or Miss?	Data returned
a) Read 1 byte at 0x435		
b) Read 1 byte at 0x388		
c) Read 1 byte at 0x0D3		

#### Fully Associative:

Set	Valid	Tag	B0	B1	B2	B3	Set	Valid	Tag	B0	B1	B2	B3	
0	1	1F4	00	01	02	03	0	0	_	-	-	-	—	Offset bits:
0	0	_	-			—	0	1	AB	02	30	44	67	
0	1	100	F4	4D	ΕE	11	0	1	34	FD	EC	BA	23	
0	1	77	12	23	34	45	0	0	_	-	-	—	—	Index bits:
0	0	_	—	_	_	_	0	1	1C6	00	11	22	33	
0	1	101	DA	14	ΕE	22	0	1	45	67	78	89	9A	
0	0	-	-	—	-		0	1	1	70	00	44	A6	Tag bits:
0	1	16	90	32	AC	24	0	0	_	_	_	_	_	

	Hit or Miss?	Data returned
a) Read 1 byte at 0x1DD		
b) Read 1 byte at 0x719		
c) Read 1 byte at 0x2AA		

# **Code Analysis**

Consider the following code that accesses a <u>two-dimensional</u> array (of size 64×64 ints). Assume we are using a direct-mapped, 1 KiB cache with 16 B block size.

- a) What is the miss rate of the execution of the entire loop?
- b) What code modifications can <u>change</u> the miss rate? Brainstorm before trying to analyze.
- c) What cache parameter changes (size, associativity, block size) can change the miss rate?

### Question F5: Caching [10 pts]

We have 16 KiB of RAM and two options for our cache. Both are two-way set associative with 256 B blocks, LRU replacement, and write-back policies. Cache A is size 1 KiB and Cache B is size 2 KiB.

(A) Calculate the TIO address breakdown for **Cache B**: [1.5 pt]

Tag bits	Index bits	Offset bits

(B) The code snippet below accesses an integer array. Calculate the Miss Rate for Cache A if it starts cold. [3 pt]

```
#define LEAP 4
#define ARRAY_SIZE 512
int nums[ARRAY_SIZE]; // &nums = 0x0100 (physical addr)
for (i = 0; i < ARRAY_SIZE; i+=LEAP)
    nums[i] = i*i;</pre>
```

(C) For each of the proposed (independent) changes, write MM for "higher miss rate", NC for "no change", or MH for "higher hit rate" to indicate the effect on Cache A for the code above:[3.5 pt]

 Direct-mapped
 Increase block size

 Double LEAP
 Write-through policy

(D) Assume it takes 200 ns to get a block of data from main memory. Assume Cache A has a hit time of 4 ns and a miss rate of 4% while Cache B, being larger, has a hit time of 6 ns. What is the worst miss rate Cache B can have in order to perform as well as Cache A? [2 pt]

