## **Practice VM Question**

- Our system has the following properties
  - 1 MiB of physical address space m=20
  - 4 GiB of virtual address space n = 32
  - 32 KiB page size
  - 4-entry <u>fully associative</u> TLB with LRU replacement
    <u>1</u> se<sup>+</sup>
- a) Fill in the following blanks:

$$\frac{2^{17}}{2^{n-p}} \quad \text{Total entries in page} \qquad \frac{20}{2^{n-p}} \quad \text{Minimum bit-width of} \\ \frac{17}{2^{n-p}} \quad \text{TLBT bits} \\ \frac{17}{2^{n-p}} \quad \text{TLBT bits} \\ \frac{25}{2^{n-p}} \quad \text{Max # of valid entries} \\ \frac{25}{2^{n-p}} \quad \text{Max # of valid entries} \\ \frac{2^{n-p}}{2^{n-p}} \quad \text{in a page table } \leftarrow \overset{\text{T}eft}{4^{n-p}} \quad \text{for pages in physical} \\ \frac{2^{n-p}}{2^{n-p}} \quad \frac{2^{n-p}}{2$$

i ~O A

2

accessed

2049

2+2049

entrie

## **Practice VM Question**

 One process uses a page-åligned square matrix mat[] of 32-bit integers in the code shown below: #define MAT SIZE = 2048for(int i=0; i<MAT SIZE; i++)</pre> mat[i\*(MAT\_SIZE+1)] = i;

ipdating b) What is the largest stride (in bytes) between diacono successive memory accesses (in the VA space)? array index

stride is gluays 2049 ints = 2049\*4 bytes

starting address of matrix is at page offset of O

## **Practice VM Question**

c) What are the following hit rates for the *first* execution of the for loop? (assume all of matc] starts on disk)

3/4 = 75% TLB Hit Rate <u>access pattern</u>: single write to index never revisit indices (always increasing) we access every row of matrix exactly once each page holds  $2^{15}/2^{13}$ =4 rows of matrix within each page : MHHH