Caches III

CSE 351 Winter 2018

Instructor:

Mark Wyse

Teaching Assistants:

Kevin Bi


Parker DeWilde

Emily Furst

Sarah House

Waylon Huang

Vinny Palaniappan



https://what-if.xkcd.com/111/

Administrative


- Midterm regrade requests due today
- Lab 3 due today!
- HW 4 out, due Friday, February 23
- No lecture on Monday President's Day!
 - OH also cancelled

Making memory accesses fast!

- Cache basics
- Principle of locality
- Memory hierarchies
- Cache organization
 - Direct-mapped (sets; index + tag)
 - Associativity (ways)
 - Replacement policy
 - Handling writes

Program optimizations that consider caches

General Cache Organization (*S*, *E*, *B***)**




Locate set

Check if any line in set

1)

2)

Cache Read




Types of Cache Misses: 3 C's!

- Compulsory (cold) miss
 - Occurs on first access to a block
- Conflict miss
 - Conflict misses occur when the cache is large enough, but multiple data objects all map to the same slot
 - e.g. referencing blocks 0, 8, 0, 8, ... could miss every time
 - Direct-mapped caches have more conflict misses than *E*-way set-associative (where *E* > 1)
- Capacity miss
 - Occurs when the set of active cache blocks (the *working set*) is larger than the cache (just won't fit, even if cache was *fully-associative*)
 - **Note:** *Fully-associative* only has Compulsory and Capacity misses


What about writes?

- Multiple copies of data exist:
 - L1, L2, possibly L3, main memory
- What to do on a write-hit?
 - Write-through: write immediately to next level
 - Write-back: defer write to next level until line is evicted (replaced)
 - Must track which cache lines have been modified ("dirty bit")
- What to do on a write-miss?
 - Write-allocate: ("fetch on write") load into cache, update line in cache
 - Good if more writes or reads to the location follow
 - No-write-allocate: ("write around") just write immediately to memory
- Typical caches:
 - Write-back + Write-allocate, usually
 - Write-through + No-write-allocate, occasionally



tag (there is only one set in this tiny cache, so the tag is the entire block address!)


Memory




In this example we are sort of ignoring block offsets. Here a block holds 2 bytes (16 bits, 4 hex digits).

Normally a block would be much bigger and thus there would be multiple items per block. While only one item in that block would be written at a time, the entire line would be brought into cache. 9


mov OxFACE, F








mov OxFACE, F




Step 1: Bring F into cache






mov OxFACE, F





Step 2: Write OxFACE to cache only and set dirty bit

Memory




mov 0xFACE, F mov 0xFEED, F







Memory



















 Write F back to memory since it is dirty
 Bring G into the cache so we can copy it into %rax

Optimizations for the Memory Hierarchy


- Write code that has locality!
 - Spatial: access data contiguously
 - <u>Temporal</u>: make sure access to the same data is not too far apart in time
- How can you achieve locality?
 - Adjust memory accesses in *code* (software) to improve miss rate (MR)
 - Requires knowledge of *both* how caches work as well as your system's parameters
 - Proper choice of algorithm
 - Loop transformations

Example: Matrix Multiplication





Matrices in Memory

- How do cache blocks fit into this scheme?
 - Row major matrix in memory:



Naïve Matrix Multiply






Cache Miss Analysis (Naïve)




- Scenario Parameters:
 - Square matrix (n × n), elements are doubles
 - Cache block size B = 64 B = 8 doubles
 - Cache size C << n (much smaller than n)



Cache Miss Analysis (Naïve)




- Scenario Parameters:
 - Square matrix (n × n), elements are doubles
 - Cache block size B = 64 B = 8 doubles
 - Cache size C << n (much smaller than n)



Cache Miss Analysis (Naïve)



- Scenario Parameters:
 - Square matrix (n × n), elements are doubles
 - Cache block size B = 64 B = 8 doubles
 - Cache size C << n (much smaller than n)



Linear Algebra to the Rescue (1)




- Can get the same result of a matrix multiplication by splitting the matrices into smaller submatrices (matrix "blocks")
- For example, multiply two 4×4 matrices:

$$A = \begin{bmatrix} a_{11} & a_{12} & a_{13} & a_{14} \\ a_{21} & a_{22} & a_{23} & a_{24} \\ a_{31} & a_{32} & a_{33} & a_{34} \\ a_{41} & a_{42} & a_{43} & a_{44} \end{bmatrix} = \begin{bmatrix} A_{11} & A_{12} \\ A_{21} & A_{22} \end{bmatrix}, \text{ with } B \text{ defined similarly.}$$
$$AB = \begin{bmatrix} (A_{11}B_{11} + A_{12}B_{21}) & (A_{11}B_{12} + A_{12}B_{22}) \\ (A_{21}B_{11} + A_{22}B_{21}) & (A_{21}B_{12} + A_{22}B_{22}) \end{bmatrix}$$

Linear Algebra to the Rescue (2)

This is extra (non-testable) material



Matrices of size $n \times n$, split into 4 blocks of size r (n=4r)

$$C_{22} = A_{21}B_{12} + A_{22}B_{22} + A_{23}B_{32} + A_{24}B_{42} = \sum_{k} A_{2k}^{*}B_{k2}$$

- Multiplication operates on small "block" matrices
 - Choose size so that they fit in the cache!
 - This technique called "cache blocking"

Blocked Matrix Multiply

Blocked version of the naïve algorithm:

```
# move by rxr BLOCKS now
for (i = 0; i < n; i += r)
for (j = 0; j < n; j += r)
for (k = 0; k < n; k += r)
    # block matrix multiplication
    for (ib = i; ib < i+r; ib++)
      for (jb = j; jb < j+r; jb++)
      for (kb = k; kb < k+r; kb++)
            c[ib*n+jb] += a[ib*n+kb]*b[kb*n+jb];
```

r = block matrix size (assume r divides n evenly)

Ignoring

matrix


Cache Miss Analysis (Blocked)


- Scenario Parameters:
 - Cache block size B = 64 B = 8 doubles
 - Cache size $C \ll n$ (much smaller than n)
 - Three blocks \blacksquare ($r \times r$) fit into cache: $3r^2 < C$

 r^2 elements per block, 8 per cache block

- Sech block iteration:
 - $r^2/8$ misses per block

$$2n/r \times r^2/8 = nr/4$$






n/r blocks in row and column


Cache Miss Analysis (Blocked)

- Scenario Parameters:
 - Cache block size B = 64 B = 8 doubles
 - Cache size C << n (much smaller than n)
 - Three blocks \blacksquare ($r \times r$) fit into cache: $3r^2 < C$
 - r^2 elements per block, 8 per cache block
- Sech block iteration:
 - $r^2/8$ misses per block
 - $2n/r \times r^2/8 = nr/4$



 Afterwards in cache (schematic)





X



n/r blocks

Ignoring

matrix


Cache Miss Analysis (Blocked)

- Scenario Parameters:
 - Cache block size B = 64 B = 8 doubles
 - Cache size C << n (much smaller than n)
 - Three blocks \blacksquare ($r \times r$) fit into cache: $3r^2 < C$

 r^2 elements per block, 8 per cache block

- Each block iteration:
 - $r^2/8$ misses per block

$$2n/r \times r^2/8 = nr/4$$




n/r blocks

n/r blocks in row and column


- Total misses:
 - $nr/4 \times (n/r)2 = \frac{n^3}{(4r)}$

Cache-Friendly Code

- Programmer can optimize for cache performance
 - How data structures are organized
 - How data are accessed
 - Nested loop structure
 - Blocking is a general technique
- All systems favor "cache-friendly code"
 - Getting absolute optimum performance is very platform specific
 - Cache size, cache block size, associativity, etc.
 - Can get most of the advantage with generic code
 - Keep working set reasonably small (temporal locality)
 - Use small strides (spatial locality)
 - Focus on inner loop code



Matrix Multiply Visualization



Anatomy of a Cache Question

- Cache questions come in a few flavors:
 - 1) TIO Address Breakdown
 - 2) For fixed cache parameters, analyze the performance of the given code/sequence
 - 3) For given code/sequence, how does changing your cache parameters affect performance?
 - 4) Average Memory Access Time (AMAT)

Example Cache Parameters Problem

1 MB address space, 125 cycles to go to memory.
 Fill in the following table:

Cache Size	4 KB
Block Size	16 B
Associativity	4-way
Hit Time	3 cycles
Miss Rate	20%
Write Policy	Write-through
Replacement Policy	LRU
Tag Bits	10
Index Bits	6
Offset Bits	4
AMAT	AMAT =
	3 + 0.2 * 125 = 28

Peer Instruction Question

- We have a cache of size 2 KB with block size of 128 B. If our cache has 2 sets, what is its associativity?
 - A. 2
 - **B. 4**
 - **C.** 8
 - **D.** 16
 - E. We're lost...
- If addresses are 16 bits wide, how wide is the Tag field?

Peer Instruction Question

- Which of the following cache statements is FALSE?
 - A. We can reduce compulsory misses by decreasing our block size
 - **B.** We can reduce conflict misses by increasing associativity
 - C. A write-back cache will save time for code with good temporal locality on writes
 - **D.** A write-through cache will always match data with the memory hierarchy level below it
 - E. We're lost...

Example Code Analysis Problem

 Assuming the cache starts <u>cold</u> (all blocks invalid), calculate the **miss rate** for the following loop:

•
$$m = 20$$
 bits, $C = 4$ KB, $B = 16$ B, $E = 4$

Suggested Problems

- CS:APP 3rd
 - Practice Problems 6.12-15
- AU16 Final Question F5

Learning About Your Machine

- & Linux:
 - lscpu
 - Is /sys/devices/system/cpu/cpu0/cache/index0/
 - <u>Ex</u>: cat /sys/devices/system/cpu/cpu0/cache/index*/size

Windows:

- wmic memcache get <query> (all values in KB)
- Ex: wmic memcache get MaxCacheSize
- Modern processor specs: <u>http://www.7-cpu.com/</u>