CSE 351 Section 7 – Caches

Hi there! Welcome back to section, we're happy that you're here \odot

Accessing a Cache (Hit or Miss?)

Assume the following caches all have block size K = 4 and are in the current state shown (you can ignore "-"). All values are shown in hex. Tag fields are NOT padded, while bytes of the cache blocks are shown in full. The word size for the machine with these caches is 12 bits (i.e. addresses are 12 bits long)

Direct-Mapped:

Set	Valid	Tag	B0	B1	B2	B3
0	1	15	63	В4	C1	A4
1	0	-	-	—	—	—
2	0	-				
3	1	D	DE	AF	BA	DE
4	0			_	_	_
5	0	-	-	—	—	—
6	1	13	31	14	15	93
7	0	-	_	_	_	_

Set	Valid	Tag	B0	B1	B2	B3
8	0					
9	1	0	01	12	23	34
Α	1	1	98	89	СВ	BC
В	0	1E	4B	33	10	54
С	0	-	_	_	_	—
D	1	11	С0	04	39	AA
Е	0					
F	1	F	FF	6F	30	0

Offset bits: 2

Index bits: 4

Tag bits: <mark>6</mark>

	Hit or Miss?	Data returned
a) Read 1 byte at 0x7AC	Miss	_
b) Read 1 byte at 0x024	Hit	0x01
c) Read 1 byte at 0x99F	Miss	—

2-way Set Associative:

Set	Valid	Tag	B0	B1	B2	B3	Set	Valid	Tag	B0	B1	B2	B3	
0	0	_		_			0	0	-		_	-	-	(
1	0		-	-		_	1	1	2F	01	20	40	03	
2	1	3	4 F	D4	A1	ЗB	2	1	ΟE	99	09	87	56	
3	0	_		—			3	0	_		—	—		Ι
4	0	6	CA	FE	FO	0 D	4	0	-			-	-	
5	1	21	DE	AD	ΒE	ΕF	5	0		_	—	—	_	
6	0			—			6	1	37	22	В6	DB	AA]
7	1	11	00	12	51	55	7	0	_	_	_	_	_	

Offset bits: 2

Index bits: 3

Γag bits: 7

	Hit or Miss?	Data returned
a) Read 1 byte at 0x435	Hit	0xAD
b) Read 1 byte at 0x388	Miss	_
c) Read 1 byte at 0x0D3	Miss	_

Fully Associative:

Set	Valid	Tag	B0	B1	B2	B3	Set	Valid	Tag	B0	B1	B2	B3	
0	1	1F4	00	01	02	03	0	0					—	Offset
0	0			-	-	-	0	1	AB	02	30	44	67	
0	1	100	F4	4D	ΕE	11	0	1	34	FD	EC	BA	23	
0	1	77	12	23	34	45	0	0	_				—	Index
0	0	-	_	_	—	_	0	1	1C6	00	11	22	33	
0	1	101	DA	14	ΕE	22	0	1	45	67	78	89	9A	
0	0	-		_	_		0	1	1	70	00	44	A6	Tag bit
0	1	16	90	32	AC	24	0	0		-			—	

bits: 2

bits: 0

ts: **10**

	Hit or Miss?	Data returned
a) Read 1 byte at 0x1DD	Hit	0x23
b) Read 1 byte at 0x719	Hit	0x11
c) Read 1 byte at 0x2AA	Miss	—

Code Analysis

Consider the following code that accesses a <u>two-dimensional</u> array (of size 64×64 ints). Assume we are using a direct-mapped, 1 KiB cache with 16 B block size.

for (int i = 0; i < 64; i++) for (int j = 0; j < 64; j++) array[i][j] = 0; // assume & array = 0x600000

a) What is the miss rate of the execution of the entire loop?

Every block can hold 4 ints (16B/4B per int), so we will need to pull a new block from memory every 4 accesses of the array. This means this miss rate is $\frac{4 \text{ bytes per int}}{16 \text{ bytes per block}} = \frac{1 \text{ block}}{4 \text{ ints}} = 0.25 = 25\%$

b) What code modifications can <u>change</u> the miss rate? Brainstorm before trying to analyze.

Possible answers: switch the loops (i.e. make i the outer loop and i the inner loop), switch i and i in the array access, make the array a different type (e.g. char[][], long[][], etc.), make array an array of Linked Lists or a 2-level array, etc.

c) What cache parameter changes (size, associativity, block size) can <u>change</u> the miss rate?

Let's consider each of the three parameters individually.

First, let's consider modifying the size of the cache. Will it change the miss rate? No, it doesn't matter how big the cache is in this case (if the block size doesn't change). We will still be pulling the same amount of data each miss, and we will still have to go to memory every time we exhaust that data

Next, let's consider modifying the associativity of the cache. Will it change the miss rate? No, this is helpful if we want to reduce conflict misses, but since the data we're accessing is all in contiguous memory (thanks arrays!), booting old data to replace it with new data isn't an issue.

Finally, let's consider modifying the block size of the cache. Will it change the miss rate? Yes, bigger blocks mean we pull bigger chunks of contiguous elements in the array every time we have a miss. Bigger chunks at a time means fewer misses down the line. Likewise, smaller blocks increase the

frequency with which we need to go to memory (think back to the calculations we did in part **(a)** to see why this is the case)

So, in conclusion, changing block size can change the miss rate. Changing size or associativity will NOT change the miss rate.

NOTE: Remember that the results we got were for this specific example. There are some code examples in which changing the size or associativity of the cache will change the miss rate.

Cache ya later!

Suppose we have a 1 KiB direct-mapped cache with 256 B blocks.

a) The code snippet below loops through a character array. Give the value of LEAP that results in a hit rate of 15/16.

We read then write each address. For a 15/16 hit rate, we must access 8 bytes per block: one miss on the first read, followed by 15 hits for subsequent reads and writes (note that using |= means we read, then write, each byte). Since blocks are 256 bytes and chars are 1 byte, LEAP = $\frac{256}{2}$ = 32.

b) For the loop shown in part (a), let LEAP = 64. Which ONE of the following changes would **increase** the hit rate in the cache?

Increase	Block	Size
mercuse	DIOCK	OILC

Increase Cache Size

Increase LEAP

Increasing the block size will create more hits per block. Increasing the total cache size will not change the hit rate since we still only pull in the same number of bytes per miss.

c) For each of the following cache access parameters, calculate the AMAT. Please simplify and include units!

\$ Hit Time	\$ Miss Rate	MEM Hit Time		
2 ns	40%	400 ns		

162 ns

AMAT = (hit time) + (miss rate)(miss time) - note that you**always**pay for the hit time, even it you miss in the cache, because the lookup must be done regardless. You only pay for miss time when you miss in the cache. 2 + (0.4)(400) = 162