CSE 351 Section 8 – More Caches, Processes & Concurrency

Hi there! Welcome back to section, we're happy that you're here \odot

Practice Cache Exam Problem (11 pts)

 $2^{10} \cdot 2^{6} =$

We have a 64 KiB address space and two different caches. Both are 1 KiB, direct-mapped caches with random replacement and write-back policies. **Cache X** uses 64 B blocks and **Cache Y** uses 256 B blocks.

a) Calculate the TIO address breakdown for **Cache X**:

	Tag	Index	Offset
2 16	16-10 = 6	$\frac{2^{10}}{2^6} = 2^4 \Rightarrow 4$	2 ⁶ =64 ⇒ 6

addresses => 16 bit addresses

b) During some part of a running program, **Cache Y**'s management bits are as shown below. Four options for the next two memory accesses are given (R = read, W = write). Circle the option that results in data from the cache being *written to memory*.



c) The code snippet below loops through a character array. Give the value of LEAP that results in a Hit Rate of 15/16 for **Cache Y**.

#define ARRAY_SIZE 8192
char string[ARRAY_SIZE]; // &string = 0x8000
for(i = 0; I < ARRAY_SIZE; i += LEAP) {
 string[i] |= 0x20; // to lower
} Use read then write each address. For a ¹⁵/₁₆ hit rate,
 we must access 8 bytes per block: 1 miss for the first read,
 followed by 15 hits for subsequent R/Ws.
 Since blocus are 256 B and chars are 1 byte: LEAP = $\frac{256}{8} = 32$

d) For the loop shown in part (c), let LEAP = 64. Circle ONE of the following changes that increases the hit rate of Cache X:

Increase Block Size	Increase Cache Size	Add a L2\$	Increase LEAP
	N-C.		N.C.

e) For the following cache access parameters, calculate the AMAT. Please simplify and include units.

			_	
L1\$ Hit Time	L1\$ Miss Rate	MEM Hit Time		
2 ns	40%	400 ns		
AMAT = (Lit time) + (miss rote)(miss time) (4044 always for but time: 4044 also pay [162 ns				
for miss time, when you miss)				
2 + (0.4)(400) = 162				

Benedict Cumbercache:

Given the following sequence of access results (addresses are given in decimal) on a cold/empty cache of size 16 bytes, what can we *deduce* about its properties? Assume an LRU replacement policy.



Fork and Concurrency:

 \rightarrow returns 0 to the child, child PID to parent

Consider this code using Linux's fork:

```
int x = 7;
if( fork() ) {
    x++;
    printf(" %d ", x);
    fork();
    x++;
    printf(" %d ", x);
} else {
    printf(" %d ", x);
}
```

What are *all* the different possible outputs (i.e. order of things printed) for this code? (Hint: there are four of them.)

7	8	9	9	the only time we fork conditionally is the first fork. So the order of
8	7	9	9	the 7 is undefined, but all others
8	٩	4	9	retative order (the order of the qs may
8	9	9	7	change, but that doesn't matter since they're both 4.