## CSE 351 Section 8 - More Caches, Processes \& Concurrency

Hi there! Welcome back to section, we're happy that you're here ©

## Practice Cache Exam Problem (11 pts)

We have a 64 KiB address space and two different caches. Both are 1 KiB , direct-mapped caches with random replacement and write-back policies. Cache X uses 64 B blocks and Cache Y uses 256 B blocks.
a) Calculate the TIO address breakdown for Cache X :
$2^{10} \cdot 2^{6}=2^{16}$

| Tag | Index | Offset |
| :---: | :---: | :---: |
| $16-10=6$ | $\frac{2^{10}}{2^{6}}=2^{4} \Rightarrow 4$ | $2^{6}=64 \Rightarrow 6$ |

addresses $\Rightarrow 16$ bit addresses
b) During some part of a running program, Cache Y's management bits are as shown below. Four options for the next two memory accesses are given ( $\mathrm{R}=$ read, $\mathrm{W}=$ write). Circle the option that results in data from the cache being written to memory.

we only care about 8 msBs (tag + index)

## dirty bi not set

(X) R $0 \times 4 \mathrm{COO}, \mathrm{W} 0 \times 5 \mathrm{C} 00^{\text {dirty }}$ just update cache

| Line | Valid | Dirty | Tag |
| :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 100001 |
| 01 | 1 | 1 | 010101 |
| 10 | 1 | 0 | 111000 |
| 11 | 0 | 0 | 000011 |
|  |  |  |  | 0601001100... Ob01011100...

(X) W $0 \times 5500$ back W $0 \times 7 \mathrm{~A} 00$ update cache Obolololol... Obolll 1010
(3)) W $0 \times 2300, \mathrm{R} 0 \times 0 \mathrm{FOO}$ we wrote something to cache, then
(X) R $0 \times 3000, R 0 \times 3000$ (dirty bit not set So we ned to write back to
men orly 0600110000 0b00110000 on line 0)
c) The code snippet below loops through a character array. Give the value of LEAP that results in a Hit Rate of 15/16 for Cache Y.

```
#define ARRAY_SIZE 8192
char string[ARRAY_SIZE]; // &string = 0x8000
for(i = 0; I < ARRAY_SIZE; i += LEAP) {
            string[i] |= 0x20; // to lower
} We read then write each address. For a 15/16 hit rate,
        we must access }8\mathrm{ bytes per block: 1 miss for the first read,
        followed by is hits for subsequent R/Ws.
                        32
```

            Since blows are \(256 B\) and chars are 1 byte: LEAP \(=\frac{256}{8}=32\)
    d) For the loop shown in part (c), let LEAP $=64$. Circle ONE of the following changes that increases the hit rate of Cache X: $\quad \lambda$ more hits/block


Increase Cache Size

NC.
decreases miss penalty
Add a L2\$
Increase LEAP
NC.
e) For the following cache access parameters, calculate the AMAT. Please simplify and include units.

| L1\$ Hit Time | L1\$ Miss Rate | MEM Hit Time |
| :---: | :---: | :---: |
| 2 ns | $40 \%$ | 400 ns |

AMAT $=$ (hit time) + (miss rote)(miss time) (you always pay for hit time; you also pay

162 ns for miss time, when you miss)

$$
2+(0.4)(400)=162
$$

## Benedict Cumbercache:

Given the following sequence of access results (addresses are given in decimal) on a cold/empty cache of size 16 bytes, what can we deduce about its properties? Assume an LRU replacement policy.

$00000 \quad 01000 \quad 00000 \quad 10000 \quad 01000$

1) What can we say about the block size?
```
<8 byte block size
    (access (2) to addess }8\mathrm{ misses)
```

2) What is this cache's associativity?

$$
\left.\begin{array}{l}
\text { at is this cache's associativity? } \\
\leq 2 \text { because } 4 \text { caused one of the prev entries to be evicted. } \\
\text { could it be direct mapped? } \\
\text { - block size }=1: 16 \text { sets, } 4 \text { set bits } \Rightarrow 16 \text { should evict } 0 \text {, but it doesn't } \\
\text { - block sire }=2: 8 \text { sets, } 3 \text { set bits, 1 offset bit } \Rightarrow 16 \text { show evict } 0 \text { but doesn't } \\
\text { - block size }=4: 4 \text { sets, } 2 \text { set bits, } 2 \text { offset bits } \Rightarrow 16 \text { show evict } 0 \text { but doesn't } \\
\text { block sire }=8: 2 \text { sets, } 1 \text { set bits, } 3 \text { offset bits } \Rightarrow 16 \text { show evict } 0 \text { but doesn't }
\end{array}\right\} \text { none match } \Rightarrow \text { must be } 2 \text {-way }
$$

3) How many sets could this cache have?

$$
\begin{aligned}
& \text { we need to know block size for this. We know the cade is 2-way } \\
& \begin{array}{l}
\text { set associative ord total sire }=16 . \\
16=2 * S * K
\end{array} \quad \begin{array}{l}
\text { so we may have: } \\
s=8, k=1 \\
s=4, k=2
\end{array} \quad \begin{array}{l}
\text { note that in each configuration, } \\
\text { set bits }+ \text { offset bits }=3 \text {. The } \\
s=2, k=4
\end{array} \quad \begin{array}{l}
\text { last } 3 \text { bits of all of addresses }
\end{array} \\
& K \in\{1,2,4,8\} \text { from } Q_{1} \text {, so } s \in\{1,2,4,8\} \quad \begin{array}{ll}
s=1, & K=8
\end{array} \text { are the some, so they ill all map to } \\
& \text { 4) How many bits will the tag use given an } n \text {-bit address? } \\
& \text { offset } b+s=\log _{2} K \quad C=K \cdot E \cdot S \Rightarrow S=\frac{c}{K E} \\
& \text { index bits }=\log _{2}\left(\frac{c}{k E}\right) \\
& \text { tag bits }=n-\log _{2}\left(\frac{c}{k E}\right)-\log _{2} k=n-\left(\log _{2}\left(\frac{c}{K E}\right)+\log _{2} k\right)=n-\log _{2}\left(\frac{c}{K E} \cdot k\right)=n-\log _{2}(c / E) \\
& =n-\log _{2}(16 / 2)=n-3 \text {, }
\end{aligned}
$$

## Fork and Concurrency: $\quad \rightarrow$ returns $O$ to the child, child PID to parent

Consider this code using Linux's fork:

```
int x = 7;
if( fork() ) {
    x++;
    printf(" %d ", x);
    fork();
    x++;
    printf(" %d ", x);
} else {
    printf(" %d ", x);
}
```

What are all the different possible outputs (i.e. order of things printed) for this code? (Hint: there are four of them.)

| 7 | 8 | 9 | 9 |
| :--- | :--- | :--- | :--- |
| 8 | 7 | 9 | 9 |
| 8 | 9 | 7 | 9 |
| 8 | 9 | 9 | 7 |

the only time we fork conditionally is the first fork. So the order of the 7 is undefined, but all others will always appear in the some relative order. (the order of the as may change, but that doesn't matter since theine both 9.)

