


Virtual Memory II

CSE 351 Winter 2017



<https://xkcd.com/1495/>

Administrivia

- ❖ Lab 4 due Friday, how is it going?
- ❖ HW3 graded, posted.
- ❖ Plan for rest of quarter:
 - HW4 out today, due Mon, Mar 6.
 - Lab 5 out Friday Mar 3, due Mon Mar 13 (cut-off Mar 15).
 - Final: Wed, Mar 15th, **8:30-10:20**, here.
 - Material for the whole quarter. More details next week.

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Indirection in Virtual Memory

Virtual memory

Process 1

Virtual memory

Process n

Physical memory

mapping

- ❖ Each process gets its own private virtual address space
- ❖ Solves: dealing with small physical memory, memory management, protection, sharing.

3

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

VM and the Memory Hierarchy

- ❖ Think of virtual memory as array of $N = 2^n$ contiguous bytes
- ❖ **Pages** of virtual memory are usually stored in physical memory, but sometimes spill to disk
 - Pages are another unit of aligned memory (size is $P = 2^p$ bytes)
 - Each virtual page can be stored in *any* physical page (no fragmentation!)

Virtual memory

Virtual pages (VP's)

VP 0 Unallocated

VP 1

Unallocated

VP 2^n-p-1

Physical memory

Physical pages (PP's)

PP 0 Empty


PP 1 Empty

PP 2^m-p-1 Empty

Disk

"Swap Space"

4




UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Virtual Memory (VM)

- ❖ Overview and motivation
- ❖ VM as a tool for caching
- ❖ **Address translation**
- ❖ VM as a tool for memory management
- ❖ VM as a tool for memory protection

6



W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Address Translation: Page Tables

❖ CPU-generated address can be split into:



n -bit address: Virtual Page Number | Page Offset


- Request is Virtual Address (VA), want Physical Address (PA)
- Note that Physical Offset = Virtual Offset (page-aligned)

❖ Use lookup table that we call the page table (PT)


- Replace Virtual Page Number (VPN) for Physical Page Number (PPN) to generate Physical Address
- Index PT using VPN: page table entry (PTE) stores the PPN plus management bits (e.g. Valid, Dirty, access rights)
- Has an entry for every virtual page – why?

8





11



12

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Page Fault Exception

- ❖ User writes to memory location
- ❖ That portion (page) of user's memory is currently on disk

```
int a[1000];
int main ()
{
    a[500] = 13;
}
```

80483b7: c7 05 10 9d 04 08 0d movl \$0xd,0x8049d10

- ❖ Page fault handler must load page into physical memory
- ❖ Returns to faulting instruction: `mov` is executed again!
 - Successful on second try

13

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Handling a Page Fault

- ❖ Page miss causes page fault (an exception)

Virtual address

Page Table (DRAM)

	Valid	PPN/Disk Addr
PTE 0	0	null
	1	•
	1	•
	0	•
	1	•
	0	null
	0	•
PTE 7	1	•
...	...	...



Physical memory (DRAM)


VP 1	PP 0
VP 2	
VP 7	
VP 4	PP 3

Virtual memory (disk)

VP 1
VP 2
VP 3
VP 4
VP 6
VP 7

14





W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Peer Instruction Question

How many bits wide are the following fields? T.B. $\Rightarrow$ 40 bits

- 16 KiB pages $\Rightarrow$ 14 bits $\log_2 16 \text{ KiB}$
- 48-bit virtual addresses $48 - 14 = 34$
- 16 GiB physical memory 34 bits

Handwritten notes:

- 1 KiB $\Rightarrow$ 10 bits
- 1 MiB $\Rightarrow$ 20 bits
- 1 GiB $\Rightarrow$ 30 bits

Diagram illustrating the bit fields for Virtual Address (V.A.) and Physical Address (P.A.):

V.A. fields: VPN (34 bits), VPO (14 bits)

P.A. fields: PPN (34 bits), PPO (14 bits)

Handwritten calculations:

- $4 \times 10 = 14$
- $48 - 14 = 34$
- $34 - 14 = 20$

Table showing the bit fields for the Virtual Address (V.A.) and Physical Address (P.A.):

	VPN	PPN
(A)	34	24
(B)	32	18
(C)	30	20
(D)	34	20

18

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Summary

- ❖ Virtual memory provides:
 - Ability to use limited memory (RAM) across multiple processes
 - Illusion of contiguous virtual address space for each process
 - Protection and sharing amongst processes
- ❖ Indirection via address mapping by page tables
 - Part of memory management unit and stored in memory
 - Use virtual page number as index into lookup table that holds physical page number, disk address, or NULL (unallocated page)
 - On page fault, throw exception and move page from swap space (disk) to main memory

19

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Virtual Memory (VM)

- ❖ Overview and motivation
- ❖ VM as a tool for caching
- ❖ Address translation
- ❖ **VM as a tool for memory management**
- ❖ **VM as a tool for memory protection**

20

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Review: Terminology

- ❖ Context switch
 - Switch between processes on the same CPU
- ❖ Page in
 - Move pages of virtual memory from disk to physical memory
- ❖ Page out
 - Move pages of virtual memory from physical memory to disk
- ❖ Thrashing
 - Total working set size of processes is larger than physical memory and causes excessive paging in and out instead of doing useful computation

In 6.6.5
page to disk

21

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

VM for Managing Multiple Processes

- ❖ Key abstraction: each process has its own virtual address space
 - It can view memory as a *simple linear array*
- ❖ With virtual memory, this simple linear virtual address space need not be contiguous in physical memory
 - Process needs to store data in another VP? Just map it to *any* PP!

22

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Simplifying Linking and Loading

layout for virtual address space

- ❖ **Linking**
 - Each program has similar virtual address space
 - Code, Data, and Heap always start at the same addresses
- ❖ **Loading**
 - `execve` allocates virtual pages for `.text` and `.data` sections & creates PTEs marked as invalid
 - The `.text` and `.data` sections are copied, page by page, on demand by the virtual memory system

23

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

VM for Protection and Sharing

- ❖ The mapping of VPs to PPs provides a simple mechanism to *protect* memory and to *share* memory between processes
 - Sharing:** map virtual pages in separate address spaces to the same physical page (here: PP 6)
 - Protection:** process can't access physical pages to which none of its virtual pages are mapped (here: Process 2 can't access PP 2)

24

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Memory Protection Within Process

- ❖ VM implements read/write/execute permissions
 - Extend page table entries with permission bits
 - MMU checks these permission bits on every memory access
 - If violated, raises exception and OS sends SIGSEGV signal to process (segmentation fault)

Process i:

	Valid	READ	WRITE	EXEC	PPN
VP 0:	Yes	Yes	No	No	PP 6
VP 1:	Yes	Yes	No	Yes	PP 4
VP 2:	Yes	Yes	Yes	No	PP 2
⋮					

Process j:

	Valid	READ	WRITE	EXEC	PPN
VP 0:	Yes	Yes	Yes	No	PP 9
VP 1:	Yes	Yes	No	No	PP 6
VP 2:	Yes	Yes	Yes	No	PP 11

Physical Address Space

25


W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Address Translation: Page Hit

- 1) Processor sends *virtual* address to MMU (*memory management unit*)
- 2-3) MMU fetches PTE from page table in cache/memory
(Uses PTBR to find beginning of page table for current process)
- 4) MMU sends *physical* address to cache/memory requesting data
- 5) Cache/memory sends data to processor

VA = Virtual Address PTEA = Page Table Entry Address PTE = Page Table Entry
PA = Physical Address Data = Contents of memory stored at VA originally requested by CPU

26



W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Hmm... Translation Sounds Slow


- ❖ The MMU accesses memory *twice*: once to get the PTE for translation, and then again for the actual memory request
 - The PTEs *may* be cached in L1 like any other memory word
 - But they may be evicted by other data references
 - And a hit in the L1 cache still requires 1-3 cycles
- ❖ *What can we do to make this faster?*
 - **Solution:** add another cache! 🎉

28

Speeding up Translation with a TLB


❖ *Translation Lookaside Buffer (TLB)*:

- Small hardware cache in MMU
- Maps virtual page numbers to physical page numbers
- Contains complete *page table entries* for small number of pages
 - Modern Intel processors have 128 or 256 entries in TLB
- Much faster than a page table lookup in cache/memory





29


TLB Hit



- ❖ A TLB hit eliminates a memory access!

30





W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Summary of Address Translation Symbols

- ❖ Basic Parameters
 - $N = 2^n$ Number of addresses in virtual address space
 - $M = 2^m$ Number of addresses in physical address space
 - $P = 2^p$ Page size (bytes)
- ❖ Components of the virtual address (VA)
 - **VPO** Virtual page offset
 - **VPN** Virtual page number
 - **TLBI** TLB index
 - **TLBT** TLB tag
- ❖ Components of the physical address (PA)
 - **PPO** Physical page offset (same as VPO)
 - **PPN** Physical page number

34

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Simple Memory System Example (small)

- ❖ Addressing
 - 14-bit virtual addresses
 - 12-bit physical address
 - Page size = 64 bytes

The diagram illustrates the bit fields for virtual and physical addresses. The 14-bit virtual address is divided into a 10-bit Virtual Page Number (VPN) and a 4-bit Virtual Page Offset (VPO). The 12-bit physical address is divided into a 6-bit Physical Page Number (PPN) and a 6-bit Physical Page Offset (PPO).

Virtual Address (14 bits):

- Bits 13-10: VPN (Virtual Page Number)
- Bits 9-6: VPO (Virtual Page Offset)

Physical Address (12 bits):

- Bits 11-6: PPN (Physical Page Number)
- Bits 5-0: PPO (Physical Page Offset)

35

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Simple Memory System: Page Table

- ❖ Only showing first 16 entries (out of _____)
 - **Note:** showing 2 hex digits for PPN even though only 6 bits

VPN	PPN	Valid
0	28	1
1	—	0
2	33	1
3	02	1
4	—	0
5	16	1
6	—	0
7	—	0

VPN	PPN	Valid
8	13	1
9	17	1
A	09	1
B	—	0
C	—	0
D	2D	1
E	—	0
F	0D	1

36

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Simple Memory System: TLB

- ❖ 16 entries total
- ❖ 4-way set associative

Why does the TLB ignore the page offset?

VA: 13 12 11 10 9 8 7 6 5 4 3 2 1 0

virtual page number virtual page offset

Set	Tag	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid	Tag	PPN	Valid
0	03	–	0	09	0D	1	00	–	0	07	02	1
1	03	2D	1	02	–	0	04	–	0	0A	–	0
2	02	–	0	08	–	0	06	–	0	03	–	0
3	07	–	0	03	0D	1	0A	34	1	02	–	0

37

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Simple Memory System: Cache

Note: It is just coincidence that the PPN is the same width as the cache Tag

- ❖ Direct-mapped with $K = 4$ B, $C/K = 16$
- ❖ Physically addressed

PA: 11 10 9 8 7 6 5 4 3 2 1 0

physical page number physical page offset

Index	Tag	Valid	B0	B1	B2	B3
0	19	1	99	11	23	11
1	15	0	–	–	–	–
2	18	1	00	02	04	08
3	36	0	–	–	–	–
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	–	–	–	–
7	16	1	11	C2	DF	03

Index	Tag	Valid	B0	B1	B2	B3
8	24	1	3A	00	51	89
9	2D	0	–	–	–	–
A	2D	1	93	15	DA	3B
B	0B	0	–	–	–	–
C	12	0	–	–	–	–
D	16	1	04	96	34	15
E	13	1	83	77	1B	D3
F	14	0	–	–	–	–

38

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Current State of Memory System

TLB:

Set	Tag	PPN	V	Tag	PPN	V	Tag	PPN	V	Tag	PPN	V
0	03	-	0	09	0D	1	00	-	0	07	02	1
1	03	2D	1	02	-	0	04	-	0	0A	-	0
2	02	-	0	08	-	0	06	-	0	03	-	0
3	07	-	0	03	0D	1	0A	34	1	02	-	0

Page table (partial):

VPN	PPN	V	VPN	PPN	V
0	28	1	8	13	1
1	-	0	9	17	1
2	33	1	A	09	1
3	02	1	B	-	0
4	-	0	C	-	0
5	16	1	D	2D	1
6	-	0	E	-	0
7	-	0	F	0D	1

Cache:

Index	Tag	V	B0	B1	B2	B3	Index	Tag	V	B0	B1	B2	B3
0	19	1	99	11	23	11	8	24	1	3A	00	51	89
1	15	0	-	-	-	-	9	2D	0	-	-	-	-
2	1B	1	00	02	04	08	A	2D	1	93	15	DA	3B
3	36	0	-	-	-	-	B	0B	0	-	-	-	-
4	32	1	43	6D	8F	09	C	12	0	-	-	-	-
5	0D	1	36	72	F0	1D	D	16	1	04	96	34	15
6	31	0	-	-	-	-	E	13	1	83	77	1B	D3
7	16	1	11	C2	DF	03	F	14	0	-	-	-	-

39

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Memory Request Example #1

Note: It is just coincidence that the PPN is the same width as the cache Tag

❖ Virtual Address: 0x03D4

← TLBT → ← TLBI →

13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	1	1	1	0	1	0	1	0	0

← VPN → ← VPO →

VPN _____ TLBT _____ TLBI _____ TLB Hit? _____ Page Fault? _____ PPN _____

❖ Physical Address:

← CT → ← CI → ← CO →

11	10	9	8	7	6	5	4	3	2	1	0

← PPN → ← PPO →

CT _____ CI _____ CO _____ Cache Hit? _____ Data (byte) _____

40

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Memory Request Example #2

❖ Virtual Address: 0x038F

Note: It is just coincidence that the PPN is the same width as the cache Tag

13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 0 0 0 1 1 1 0 0 0 1 1 1 1

VPN _____ TLBT _____ TLBI _____ TLB Hit? _____ Page Fault? _____ PPN _____

❖ Physical Address:

11 10 9 8 7 6 5 4 3 2 1 0

0 0 0 0 0 0 0 0 0 0 0 0

CT _____ CI _____ CO _____ Cache Hit? _____ Data (byte) _____

41

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Memory Request Example #3

❖ Virtual Address: 0x0020

Note: It is just coincidence that the PPN is the same width as the cache Tag

13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 0 0 0 0 0 0 0 1 0 0 0 0 0

VPN _____ TLBT _____ TLBI _____ TLB Hit? _____ Page Fault? _____ PPN _____

❖ Physical Address:

11 10 9 8 7 6 5 4 3 2 1 0

0 0 0 0 0 0 0 0 0 0 0 0

CT _____ CI _____ CO _____ Cache Hit? _____ Data (byte) _____

42

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Memory Request Example #4

Note: It is just coincidence that the PPN is the same width as the cache Tag

❖ Virtual Address: 0x036B

13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	1	0	1	1	0	1	0	1	1

TLBT TLBI

VPN VPO

VPN _____ TLBT _____ TLBI _____ TLB Hit? _____ Page Fault? _____ PPN _____

❖ Physical Address:

11	10	9	8	7	6	5	4	3	2	1	0

CT CI CO

PPN PPO

CT _____ CI _____ CO _____ Cache Hit? _____ Data (byte) _____

43

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Virtual Memory Summary

❖ Programmer's view of virtual memory

- Each process has its own private linear address space
- Cannot be corrupted by other processes

❖ System view of virtual memory

- Uses memory efficiently by caching virtual memory pages
 - Efficient only because of locality
- Simplifies memory management and sharing
- Simplifies protection by providing permissions checking

44

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Memory System Summary

- ❖ Memory Caches (L1/L2/L3)
 - Purely a speed-up technique
 - Behavior invisible to application programmer and (mostly) OS
 - Implemented totally in hardware
- ❖ Virtual Memory
 - Supports many OS-related functions
 - Process creation, task switching, protection
 - Operating System (software)
 - Allocates/shares physical memory among processes
 - Maintains high-level tables tracking memory type, source, sharing
 - Handles exceptions, fills in hardware-defined mapping tables
 - Hardware
 - Translates virtual addresses via mapping tables, enforcing permissions
 - Accelerates mapping via translation cache (TLB)

45

W UNIVERSITY of WASHINGTON L21: Virtual Memory II CSE351, Winter 2017

Memory System – Who controls what?

- ❖ Memory Caches (L1/L2/L3)
 - Controlled by hardware
 - Programmer cannot control it
 - Programmer **can** write code to take advantage of it
- ❖ Virtual Memory
 - Controlled by OS and hardware
 - Programmer cannot control mapping to physical memory
 - Programmer can control sharing and some protection
 - via OS functions (not in CSE 351)

46