

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Cache Example, System Control Flow

CSE 351 Winter 2017

happy friday!

The comic strip consists of four panels. Panel 1: A person sits at a desk, thinking, 'I COULD RESTRUCTURE THE PROGRAM'S FLOW OR USE ONE LITTLE 'GOTO' INSTEAD.' Panel 2: The person continues, 'EH, SCREW GOOD PRACTICE. HOW BAD CAN IT BE?' and types 'goto main.sub3;' followed by '\*COMPILE\*'. Panel 3: The person is shown at a desk with a computer, looking increasingly distressed. Panel 4: A dinosaur is shown running through a field, carrying a computer monitor and keyboard, representing the chaotic result of the goto statement.

<http://xkcd.com/292/>

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017


## Administrivia

- ❖ Lab 3 due Monday
- ❖ Lab 4 released Monday
- ❖ HW 3 released
- ❖ Phew! 😊

- ❖ Remember to do readings and practice problems on the book

2



W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## What about writes?

- ❖ Multiple copies of data exist:
  - L1, L2, possibly L3, main memory
- ❖ What to do on a write-hit?
  - **Write-through:** write immediately to memory and all caches in-between
  - **Write-back:** defer write to memory until line is evicted (replaced)
    - Must track which cache lines have been modified ("dirty bit")
- ❖ What to do on a write-miss?
  - **Write-allocate:** ("fetch on write") load into cache, update line in cache
    - Good if more writes or reads to the location follow, *example?*
  - **No-write-allocate:** ("write around") just write immediately to memory
- ❖ Typical caches:
  - Write-back + Write-allocate, usually
  - Write-through + No-write-allocate, occasionally

4

UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Write-back, write-allocate example

Cache

Contents of memory stored at address G

dirty bit

tag (there is only one set in this tiny cache, so the tag is the entire block address!)

Memory

F 0xCAFE

G 0xBEEF

In this example we are sort of ignoring block offsets. Here a block holds 2 bytes (16 bits, 4 hex digits). Normally a block would be much bigger and thus there would be multiple items per block. While only one item in that block would be written at a time, the entire line would be brought into cache.

5

UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Write-back, write-allocate example

`mov 0xFACE, F`

Cache

dirty bit

Memory

F 0xFACE

G 0xBEEF

6

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Write-back, write-allocate example

`mov 0xFACE, F`

Cache

F	<del>0xCAFE</del>	<del>0</del>
---	-------------------	--------------

dirty bit

Step 1: Bring F into cache

Memory

F	0xCAFE
G	0xBEEF

7

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Write-back, write-allocate example

`mov 0xFACE, F`

Cache

F	0xFACE	1
---	--------	---

dirty bit

Step 2: Write 0xFACE to cache only and set dirty bit

Memory

F	0xCAFE
G	0xBEEF

8

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Write-back, write-allocate example

`mov 0xFACE, F`      `mov 0xFEED, F`

Cache

F	<del>0xFACE</del> 0xFEED	1
---	--------------------------	---

dirty bit

Memory

F	0xCAFE
G	0xBEEF

Write hit!  
Write 0xFEED to cache only

9

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Write-back, write-allocate example

`mov 0xFACE, F`      `mov 0xFEED, F`      `mov G, %rax`

Cache

F	0xFEED	1
---	--------	---

dirty bit

Memory

F	0xCAFE
G	0xBEEF

10

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Write-back, write-allocate example

```
mov 0xFACE, F    mov 0xFEED, F    mov G, %rax
```

Cache

Memory

1. Write F back to memory since it is dirty
2. Bring G into the cache so we can copy it into %rax

11

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Optimizations for the Memory Hierarchy

- ❖ Write code that has locality!
  - Spatial: access data contiguously
  - Temporal: make sure access to the same data is not too far apart in time
- ❖ How can you achieve locality?
  - Adjust memory accesses in *code* (software) to improve miss rate (MR)
    - Requires knowledge of *both* how caches work as well as your system's parameters
  - Proper choice of algorithm
  - Loop transformations

12

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Example: Matrix Multiplication

$c_{ij} = \sum_{k=1}^n a_{ik} \cdot b_{kj}$

$a_{i*}$   $b_{*j}$

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Matrices in Memory

- ❖ How do cache blocks fit into this scheme?
  - Row major matrix in memory:

Cache blocks

COLUMN of matrix (blue) is spread among cache blocks shown in red

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Naïve Matrix Multiply

```
# move along rows of A
for (i = 0; i < n; i++)
  # move along columns of B
  for (j = 0; j < n; j++)
    # EACH k loop reads row of A, col of B
    # Also read & write c(i,j) n times
    for (k = 0; k < n; k++)
      c[i*n+j] += a[i*n+k] * b[k*n+j];
```

④ Write (guaranteed hit)    ③ Read    ① Read    ② Read

check mem access pattern

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Cache Miss Analysis (Naïve)

Ignoring matrix C

- ❖ Scenario Parameters:
  - Square matrix ( $n \times n$ ), elements are doubles
  - Cache block size  $K = 64$  B = 8 doubles
  - Cache size  $C \ll n$  (much smaller than  $n$ )
- ❖ First iteration:
  - $\frac{n}{8} + n = \frac{9n}{8}$  misses
  - Afterwards in cache: (schematic)

$n/8$  misses

$n$  misses

8 doubles wide



W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Cache Miss Analysis (Naïve)

Ignoring matrix C

- ❖ Scenario Parameters:
  - Square matrix ( $n \times n$ ), elements are doubles
  - Cache block size  $K = 64 \text{ B} = 8 \text{ doubles}$
  - Cache size  $C \ll n$  (much smaller than  $n$ )
- ❖ Other iterations:
  - Again:  
 $\frac{n}{8} + n = \frac{9n}{8}$  misses
- ❖ Total misses:  $\frac{9n}{8} \times n^2 = \frac{9}{8}n^3$   
 once per element

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Linear Algebra to the Rescue (1)

- ❖ Can get the same result of a matrix multiplication by splitting the matrices into smaller submatrices (matrix “blocks”)
- ❖ For example, multiply two  $4 \times 4$  matrices:

$$A = \begin{bmatrix} a_{11} & a_{12} & a_{13} & a_{14} \\ a_{21} & a_{22} & a_{23} & a_{24} \\ a_{31} & a_{32} & a_{33} & a_{34} \\ a_{41} & a_{42} & a_{43} & a_{44} \end{bmatrix} = \begin{bmatrix} A_{11} & A_{12} \\ A_{21} & A_{22} \end{bmatrix}, \text{ with } B \text{ defined similarly.}$$

$$AB = \begin{bmatrix} (A_{11}B_{11} + A_{12}B_{21}) & (A_{11}B_{12} + A_{12}B_{22}) \\ (A_{21}B_{11} + A_{22}B_{21}) & (A_{21}B_{12} + A_{22}B_{22}) \end{bmatrix}$$

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Linear Algebra to the Rescue (2)

C <sub>11</sub>	C <sub>12</sub>	C <sub>13</sub>	C <sub>14</sub>
C <sub>21</sub>	C <sub>22</sub>	C <sub>23</sub>	C <sub>24</sub>
C <sub>31</sub>	C <sub>32</sub>	C <sub>33</sub>	C <sub>34</sub>
C <sub>41</sub>	C <sub>42</sub>	C <sub>43</sub>	C <sub>44</sub>

A <sub>11</sub>	A <sub>12</sub>	A <sub>13</sub>	A <sub>14</sub>
A <sub>21</sub>	A <sub>22</sub>	A <sub>23</sub>	A <sub>24</sub>
A <sub>31</sub>	A <sub>32</sub>	A <sub>33</sub>	A <sub>34</sub>
A <sub>41</sub>	A <sub>42</sub>	A <sub>43</sub>	A <sub>44</sub>

B <sub>11</sub>	B <sub>12</sub>	B <sub>13</sub>	B <sub>14</sub>
B <sub>21</sub>	B <sub>22</sub>	B <sub>23</sub>	B <sub>24</sub>
B <sub>31</sub>	B <sub>32</sub>	B <sub>33</sub>	B <sub>34</sub>
B <sub>41</sub>	B <sub>42</sub>	B <sub>43</sub>	B <sub>44</sub>

Matrices of size  $n \times n$ , split into 4 blocks of size  $r$  ( $n=4r$ )

$$C_{22} = A_{21}B_{12} + A_{22}B_{22} + A_{23}B_{32} + A_{24}B_{42} = \sum_k A_{2k} * B_{k2}$$

- ❖ Multiplication operates on small “block” matrices
  - Choose size so that they fit in the cache!
  - This technique called “cache blocking”

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Blocked Matrix Multiply

- ❖ Blocked version of the naïve algorithm:

```
# move by rxr BLOCKS now
for (i = 0; i < n; i += r)
  for (j = 0; j < n; j += r)
    for (k = 0; k < n; k += r)
      # block matrix multiplication
      for (ib = i; ib < i+r; ib++)
        for (jb = j; jb < j+r; jb++)
          for (kb = k; kb < k+r; kb++)
            c[ib*n+jb] += a[ib*n+kb]*b[kb*n+jb];
```

6 nested loops may seem less efficient, but leads to much faster code!

- $r$  = block matrix size (assume  $r$  divides  $n$  evenly)

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Cache Miss Analysis (Blocked)

Ignoring matrix C

Scenario Parameters:

- Cache block size  $K = 64 \text{ B} = 8 \text{ doubles}$
- Cache size  $C \ll n$  (much smaller than  $n$ )
- Three blocks  $(r \times r)$  fit into cache:  $3r^2 < C$  *simultaneously*

First (block) iteration:

- $r^2/8$  misses per block
- $2n/r \times r^2/8 = nr/4$
- $n/r$  blocks in row and column

Afterwards in cache (schematic)

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Cache Miss Analysis (Blocked)

Ignoring matrix C

Scenario Parameters:

- Cache block size  $K = 64 \text{ B} = 8 \text{ doubles}$
- Cache size  $C \ll n$  (much smaller than  $n$ )
- Three blocks  $(r \times r)$  fit into cache:  $3r^2 < C$

Other (block) iterations:

- Same as first iteration
- $2n/r \times r^2/8 = nr/4$

Total misses:

- $nr/4 \times (n/r)^2 = \underline{n^3/(4r)}$

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Matrix Multiply Summary

- ❖ Naïve:  $\frac{(9/8) \times n^3}{1/(4r) \times n^3}$
- ❖ Blocked:  $\frac{1/(4r) \times n^3}{1/(4r) \times n^3}$ 
  - If  $r = 8$ , difference is  $4 \times 8 \times 9/8 = 36x$
  - If  $r = 16$ , difference is  $4 \times 16 \times 9/8 = 72x$
- ❖ Blocking optimization only works if the blocks fit in the cache
  - Suggests largest possible block size up to limit  $3r^2 \leq C$
- ❖ Matrix multiplication has inherent temporal locality:
  - Input data:  $3n^2$ , computation  $2n^3$
  - Every array element used  $O(n)$  times!
  - But program has to be written properly


23

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Matrix Multiply Visualization

- ❖ Here  $n = 100$ ,  $C = 32$  KiB,  $r = 30$


**Naïve:**



Cache misses: 551000

$\approx 1,020,000$   
cache misses

**Blocked:**



Cache misses: 54,000

$\approx 90,000$   
cache misses


UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Cache-Friendly Code

- ❖ Programmer can optimize for cache performance
  - How data structures are organized
  - How data are accessed
    - Nested loop structure
    - Blocking is a general technique
- ❖ All systems favor “cache-friendly code”
  - Getting absolute optimum performance is very platform specific
    - Cache size, cache block size, associativity, etc.
  - Can get most of the advantage with generic code
    - Keep working set reasonably small (temporal locality)
    - Use small strides (spatial locality)
    - Focus on inner loop code

*general rules of thumb*


25



W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Learning About Your Machine

- ❖ **Linux:**
  - `lscpu`
  - `ls /sys/devices/system/cpu/cpu0/cache/index0/`
    - Ex: `cat /sys/devices/system/cpu/cpu0/cache/index*/size`
  - `cat /proc/cpuinfo | grep cache | sort | uniq`
- ❖ **Windows:**
  - `wmic memcache get <query>` (all values in KB)
  - Ex: `wmic memcache get MaxCacheSize`
- ❖ Modern processor specs: <http://www.7-cpu.com/>



W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Leading Up to Processes

- ❖ System Control Flow
  - **Control flow**
  - **Exceptional control flow**
  - Asynchronous exceptions (interrupts)
  - Synchronous exceptions (traps & faults)

29

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Control Flow

- ❖ **So far:** we've seen how the flow of control changes as a *single program* executes
- ❖ **Reality:** multiple programs running *concurrently*
  - How does control flow across the many components of the system?
  - In particular: More programs running than CPUs
- ❖ **Exceptional control flow** is basic mechanism used for:
  - Transferring control between processes and OS
  - Handling I/O and virtual memory within the OS
  - Implementing multi-process apps like shells and web servers
  - Implementing concurrency

30


W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Control Flow

- ❖ Processors do only one thing:
  - From startup to shutdown, a CPU simply reads and executes (interprets) a sequence of instructions, one at a time
  - This sequence is the CPU's *control flow* (or *flow of control*)

*Physical control flow*

time



<startup>  
instr<sub>1</sub>  
instr<sub>2</sub>  
instr<sub>3</sub>  
...  
instr<sub>n</sub>  
<shutdown>


31

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Altering the Control Flow

- ❖ Up to now: two ways to change control flow:
  - Jumps (conditional and unconditional)
  - Call and return
  - Both react to changes in *program state*
- ❖ Processor also needs to react to changes in *system state*
  - Unix/Linux user hits "Ctrl-C" at the keyboard
  - User clicks on a different application's window on the screen
  - Data arrives from a disk or a network adapter
  - Instruction divides by zero
  - System timer expires
- ❖ Can jumps and procedure calls achieve this?
  - No – the system needs mechanisms for "*exceptional*" control flow!

UP!!



SQUIRREL

32



## Java Digression #1

- ❖ Java has exceptions, but they're *something different*
  - Examples: NullPointerException, MyBadThingHappenedException, ...
  - `throw` statements
  - `try/catch` statements ("throw to youngest matching catch on the call-stack, or exit-with-stack-trace if none")
- ❖ Java exceptions are for reacting to (unexpected) program state
  - Can be implemented with stack operations and conditional jumps
  - A mechanism for "many call-stack returns at once"
  - Requires additions to the calling convention, but we already have the CPU features we need
- ❖ System-state changes on previous slide are mostly of a different sort (asynchronous/external except for divide-by-zero) and implemented very differently

33


## Exceptional Control Flow

- ❖ Exists at all levels of a computer system
- ❖ Low level mechanisms
  - **Exceptions**
    - Change in processor's control flow in response to a system event (i.e., change in system state, user-generated interrupt, bugs)
    - Implemented using a combination of hardware and OS software
- ❖ Higher level mechanisms
  - **Process context switch**
    - Implemented by OS software and hardware timer
  - **Signals**
    - Implemented by OS software
    - We won't cover these – see CSE451 and CSE/EE474

34

## Exceptions


- ❖ An **exception** is transfer of control to the operating system (OS) kernel in response to some **event** (i.e., change in processor state)
  - Kernel is the memory-resident part of the OS
  - Examples: division by 0, page fault, I/O request completes, Ctrl-C



- ❖ How does the system know where to jump to in the OS?

## Exception Table

- ❖ A jump table for exceptions (also called *Interrupt Vector Table*)
  - Each type of event has a unique exception number  $k$
  - $k$  = index into exception table (a.k.a interrupt vector)
  - Handler  $k$  is called each time exception  $k$  occurs



<div> <div>W UNIVERSITY of WASHINGTON</div> <div>L18: Cache Example, System Control Flow</div> <div>CSE351, Winter 2017</div> </div>		
<h2>Exception Table (Excerpt)</h2>		
<i>Exception Number</i>	<i>Description</i>	<i>Exception Class</i>
0	Divide error	Fault
13	General protection fault	Fault
14	Page fault	Fault
18	Machine check	Abort
32-255	OS-defined	Interrupt or trap


37

<div> <div>W UNIVERSITY of WASHINGTON</div> <div>L18: Cache Example, System Control Flow</div> <div>CSE351, Winter 2017</div> </div>		
<h2>Leading Up to Processes</h2>		
<ul style="list-style-type: none"> <li>❖ System Control Flow           <ul style="list-style-type: none"> <li>▪ Control flow</li> <li>▪ Exceptional control flow</li> <li>▪ <b>Asynchronous exceptions (interrupts)</b></li> <li>▪ <b>Synchronous exceptions (traps &amp; faults)</b></li> </ul> </li> </ul>		

38

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Asynchronous Exceptions (Interrupts)



- ❖ Caused by events external to the processor
  - Indicated by setting the processor's interrupt pin(s) (wire into CPU)
  - After interrupt handler runs, the handler returns to "next" instruction
- ❖ Examples:
  - I/O interrupts
    - Hitting Ctrl-C on the keyboard
    - Clicking a mouse button or tapping a touchscreen
    - Arrival of a packet from a network
    - Arrival of data from a disk
  - Timer interrupt
    - Every few ms, an external timer chip triggers an interrupt
    - Used by the OS kernel to take back control from user programs

39

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Synchronous Exceptions

- ❖ Caused by events that occur as a result of executing an instruction:
  - **Traps**
    - **Intentional:** transfer control to OS to perform some function
    - **Examples:** *system calls*, breakpoint traps, special instructions
    - Returns control to "next" instruction (*"current" instr did what it was supposed to*)
  - **Faults**
    - **Unintentional** but possibly recoverable
    - **Examples:** *page faults*, segment protection faults, integer divide-by-zero exceptions
    - Either re-executes faulting ("current") instruction or aborts
  - **Aborts**
    - **Unintentional** and unrecoverable
    - **Examples:** parity error, machine check (hardware failure detected)
    - Aborts current program

40

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## System Calls

- ❖ Each system call has a unique ID number
- ❖ Examples for Linux on x86-64:

Number	Name	Description
0	read	Read file
1	write	Write file
2	open	Open file
3	close	Close file
4	stat	Get info about file
57	fork	Create process
59	execve	Execute a program
60	_exit	Terminate process
62	kill	Send signal to process

41

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Traps Example: Opening File

- ❖ User calls `open(filename, options)`
- ❖ Calls `__open` function, which invokes system call instruction `syscall`

```

0000000000e5d70 <__open>:
...
e5d79:  b8 02 00 00 00      mov  $0x2,%eax # open is syscall 2
e5d7e:  0f 05               syscall        # return value in %rax
e5d80:  48 3d 01 ff ff ff   cmp  $0xffffffffffffffff01,%rax
...
e5dfa:  c3                 retq

```

- `%rax` contains syscall number
- Other arguments in `%rdi`, `%rsi`, `%rdx`, `%r10`, `%r8`, `%r9`
- Return value in `%rax`
- Negative value is an error corresponding to negative `errno`

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Fault Example: Page Fault

- ❖ User writes to memory location
- ❖ That portion (page) of user's memory is currently on disk

```
int a[1000];
int main ()
{
    a[500] = 13;
}
```

80483b7: c7 05 10 9d 04 08 0d movl \$0xd,0x8049d10

- ❖ Page fault handler must load page into physical memory
- ❖ Returns to faulting instruction: `mov` is executed again!
  - Successful on second try

W UNIVERSITY of WASHINGTON L18: Cache Example, System Control Flow CSE351, Winter 2017

## Fault Example: Invalid Memory Reference

```
int a[1000];
int main()
{
    a[5000] = 13;
}
```

80483b7: c7 05 60 e3 04 08 0d movl \$0xd,0x804e360

- ❖ Page fault handler detects invalid address
- ❖ Sends `SIGSEGV` signal to user process
- ❖ User process exits with "segmentation fault"

XX  
—  
U

44

## Summary

### ❖ Exceptions

- Events that require non-standard control flow
- Generated externally (interrupts) or internally (traps and faults)
- After an exception is handled, one of three things may happen:
  - Re-execute the current instruction
  - Resume execution with the next instruction
  - Abort the process that caused the exception