


x86 Programming II

CSE 351 Winter 2017



WHY I TRY NOT TO BE
PEDANTIC ABOUT CONDITIONALS.

<http://xkcd.com/1652/>

Administrivia

Address Computation Instruction

- ❖ `leaq src, dst`
 - “`lea`” stands for *load effective address*
 - `src` is address expression (any of the formats we’ve seen)
 - `dst` is a register
 - Sets `dst` to the *address* computed by the `src` expression
(does not go to memory! – it just does math)
 - Example: `leaq (%rdx,%rcx,4), %rax`
- ❖ **Uses:**
 - Computing addresses without a memory reference
 - e.g., translation of `p = &x[i];`
 - Computing arithmetic expressions of the form `x+k*i`
 - Though `k` can only be 1, 2, 4, or 8

Example: lea vs. mov

Registers

%rax	
%rbx	
%rcx	0x4
%rdx	0x100
%rdi	
%rsi	

Memory

0x400	0x120
0xF	0x118
0x8	0x110
0x10	0x108
0x1	0x100

Word Address

```
leaq (%rdx,%rcx,4), %rax
movq (%rdx,%rcx,4), %rbx
leaq (%rdx), %rdi
movq (%rdx), %rsi
```

Example: lea vs. mov (solution)

Registers

%rax	0x110
%rbx	0x8
%rcx	0x4
%rdx	0x100
%rdi	0x100
%rsi	0x1

Memory

0x400	0x120
0xF	0x118
0x8	0x110
0x10	0x108
0x1	0x100

Word Address

```
leaq (%rdx,%rcx,4), %rax  
movq (%rdx,%rcx,4), %rbx  
leaq (%rdx), %rdi  
movq (%rdx), %rsi
```

Arithmetic Example

```
long arith(long x, long y, long z)
{
    long t1 = x + y;
    long t2 = z + t1;
    long t3 = x + 4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

Register	Use(s)
%rdi	1 st argument (x)
%rsi	2 nd argument (y)
%rdx	3 rd argument (z)

```
arith:
    leaq    (%rdi,%rsi), %rax
    addq    %rdx, %rax
    leaq    (%rsi,%rsi,2), %rdx
    salq    $4, %rdx
    leaq    4(%rdi,%rdx), %rcx
    imulq   %rcx, %rax
    ret
```

- ❖ Interesting Instructions
 - leaq: “address” computation
 - salq: shift
 - imulq: multiplication
 - Only used once!

Arithmetic Example

```
long arith(long x, long y, long z)
{
    long t1 = x + y;
    long t2 = z + t1;
    long t3 = x + 4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

Register	Use(s)
%rdi	x
%rsi	y
%rdx	z, t4
%rax	t1, t2, rval
%rcx	t5

```
arith:
    leaq    (%rdi,%rsi), %rax      # rax/t1      = x + y
    addq    %rdx, %rax            # rax/t2      = t1 + z
    leaq    (%rsi,%rsi,2), %rdx   # rdx          = 3 * y
    salq    $4, %rdx              # rdx/t4      = (3*y) * 16
    leaq    4(%rdi,%rdx), %rcx   # rcx/t5      = x + t4 + 4
    imulq   %rcx, %rax           # rax/rval    = t5 * t2
    ret
```

x86 Control Flow

- ❖ Condition codes
- ❖ Conditional and unconditional branches
- ❖ Loops
- ❖ Switches

Control Flow

```
long max(long x, long y)
{
    long max;
    if (x > y) {
        max = x;
    } else {
        max = y;
    }
    return max;
}
```

Register	Use(s)
%rdi	1 st argument (x)
%rsi	2 nd argument (y)
%rax	return value

```
max:
???
movq    %rdi, %rax
???
???
movq    %rsi, %rax
???
ret
```

Control Flow

```
long max(long x, long y)
{
    long max;
    if (x > y) {
        max = x;
    } else {
        max = y;
    }
    return max;
}
```

Conditional jump

Unconditional jump

max:
if $x \leq y$ then jump to else
movq %rdi, %rax
jump to done
else:
 movq %rsi, %rax
done:
 ret

Register	Use(s)
%rdi	1 st argument (x)
%rsi	2 nd argument (y)
%rax	return value

Conditionals and Control Flow

- ❖ Conditional branch/jump
 - Jump to somewhere else if some *condition* is true, otherwise execute next instruction
- ❖ Unconditional branch/jump
 - Always jump when you get to this instruction
- ❖ Together, they can implement most control flow constructs in high-level languages:
 - **if** (*condition*) **then** { ... } **else** { ... }
 - **while** (*condition*) { ... }
 - **do** { ... } **while** (*condition*)
 - **for** (*initialization*; *condition*; *iterative*) { ... }
 - **switch** { ... }

Jumping

❖ j^* Instructions

- Jumps to **target** (argument – actually just an address)
- Conditional jump relies on special *condition code registers*

Instruction	Condition	Description
<code>jmp target</code>	1	Unconditional
<code>je target</code>	ZF	Equal / Zero
<code>jne target</code>	$\sim ZF$	Not Equal / Not Zero
<code>js target</code>	SF	Negative
<code>jns target</code>	$\sim SF$	Nonnegative
<code>jg target</code>	$\sim (SF \wedge OF) \ \& \ \sim ZF$	Greater (Signed)
<code>jge target</code>	$\sim (SF \wedge OF)$	Greater or Equal (Signed)
<code>jl target</code>	$(SF \wedge OF)$	Less (Signed)
<code>jle target</code>	$(SF \wedge OF) \mid ZF$	Less or Equal (Signed)
<code>ja target</code>	$\sim CF \ \& \ \sim ZF$	Above (unsigned)
<code>jb target</code>	CF	Below (unsigned)

Processor State (x86-64, partial)

- ❖ Information about currently executing program
 - Temporary data (`%rax`, ...)
 - Location of runtime stack (`%rsp`)
 - Location of current code control point (`%rip`, ...)
 - Status of recent tests (**CF, ZF, SF, OF**)
 - Single bit registers:

Registers


<code>%rax</code>	<code>%r8</code>
<code>%rbx</code>	<code>%r9</code>
<code>%rcx</code>	<code>%r10</code>
<code>%rdx</code>	<code>%r11</code>
<code>%rsi</code>	<code>%r12</code>
<code>%rdi</code>	<code>%r13</code>
<code>%rsp</code>	<code>%r14</code>
<code>%rbp</code>	<code>%r15</code>



current top of the Stack

<code>%rip</code>

Program Counter
(instruction pointer)



Condition Codes

Condition Codes (Implicit Setting)

- ❖ *Implicitly* set by **arithmetic** operations
 - (think of it as side effects)
 - Example: `addq src, dst` \leftrightarrow `t = a+b`
 - **CF=1** if carry out from MSB (unsigned overflow)
 - **ZF=1** if $t==0$
 - **SF=1** if $t<0$ (assuming signed, actually just if MSB is 1)
 - **OF=1** if two's complement (signed) overflow
 $(a>0 \ \&\& \ b>0 \ \&\& \ t<0) \ | \ | (a<0 \ \&\& \ b<0 \ \&\& \ t>=0)$
 - **Not set by lea instruction (beware!)**



Condition Codes (Explicit Setting: Compare)

- ❖ *Explicitly* set by **Compare** instruction
 - `cmpq src2, src1`
 - `cmpq b, a` sets flags based on $a-b$, but doesn't store
 - **CF=1** if carry out from MSB (used for unsigned comparison)
 - **ZF=1** if $a==b$
 - **SF=1** if $(a-b) < 0$ (signed)
 - **OF=1** if two's complement (signed) overflow
$$(a>0 \&\& b<0 \&\& (a-b) < 0) \mid\mid$$
$$(a<0 \&\& b>0 \&\& (a-b) > 0)$$



Condition Codes (Explicit Setting: Test)

- ❖ *Explicitly* set by **Test** instruction

- `testq src2, src1`
- `testq b, a` sets flags based on $a \& b$, but doesn't store
 - Useful to have one of the operands be a *mask*

- Can't have carry out (**CF**) or overflow (**OF**)

- **ZF=1** if $a \& a == 0 \rightarrow a == 0$

$ZF=1: \text{if } a \& a == 0 \rightarrow a == 0$

- **SF=1** if $a \& b < 0$ (signed)

$SF=1: \text{if } a \& a < 0 \rightarrow a < 0$

- Example: `testq %rax, %rax`

- Tells you if (+), 0, or (-) based on ZF and SF

ZF	SF	a
0	0	$a > 0$
0	1	$a < 0$
1	0	$a == 0$
1	1	not possible



Reading Condition Codes

❖ set* Instructions

- Set a low-order byte to 0 or 1 based on condition codes
- Does not alter remaining 7 bytes

stores logical result
of condition (1=True, 0=False)

same instruction
endings as
jx and
same condition
flag statements

Instruction	Condition	Description
sete <i>dst</i>	ZF	Equal / Zero
setne <i>dst</i>	$\sim ZF$	Not Equal / Not Zero
sets <i>dst</i>	SF	Negative
setns <i>dst</i>	$\sim SF$	Nonnegative
setg <i>dst</i>	$\sim (SF \wedge OF) \ \& \ \sim ZF$	Greater (Signed)
setge <i>dst</i>	$\sim (SF \wedge OF)$	Greater or Equal (Signed)
setl <i>dst</i>	$(SF \wedge OF)$	Less (Signed)
setle <i>dst</i>	$(SF \wedge OF) \ \ ZF$	Less or Equal (Signed)
seta <i>dst</i>	$\sim CF \ \& \ \sim ZF$	Above (unsigned ">")
setb <i>dst</i>	CF	Below (unsigned "<")

x86-64 Integer Registers

- ❖ Accessing the low-order byte:

l for "low-order byte"

b for byte

%rax	%al
%rbx	%bl
%rcx	%cl
%rdx	%dl
%rsi	%sil
%rdi	%dil
%rsp	%spl
%rbp	%bpl

8 bits

%r8	%r8b
%r9	%r9b
%r10	%r10b
%r11	%r11b
%r12	%r12b
%r13	%r13b
%r14	%r14b
%r15	%r15b

Reading Condition Codes

❖ set* Instructions

- Set a low-order byte to 0 or 1 based on condition codes
- Operand is byte register (e.g. al, dl) or a byte in memory
- Do not alter remaining bytes in register
 - Typically use movzbl (zero-extended mov) to finish job

```
int gt(long x, long y)
{
    return x > y;
}
```

```
{ cmpq %rsi, %rdi      # x - y
  setg %al                # ? al = (x>y)
  movzbl %al, %eax       # %rax = (x>y)
  ret
```

Register	Use(s)
%rdi	1 st argument (x)
%rsi	2 nd argument (y)
%rax	return value

Reading Condition Codes

❖ set* Instructions

- Set a low-order byte to 0 or 1 based on condition codes
- Operand is byte register (e.g. al, dl) or a byte in memory
- Do not alter remaining bytes in register
 - Typically use movzbl (zero-extended mov) to finish job

```
int gt(long x, long y)
{
    return x > y;
}
```

Register	Use(s)
%rdi	1 st argument (x)
%rsi	2 nd argument (y)
%rax	return value

```
cmpq    %rsi, %rdi    # Compare x:y
setg    %al             # Set when >
movzbl  %al, %eax     # Zero rest of %rax
ret
```

Aside: `movz` and `movs`

`movz __ src, regDest`

Move with zero extension

`movs __ src, regDest`

Move with sign extension

- Copy from a *smaller* source value to a *larger* destination
- Source can be memory or register; Destination *must* be a register
- Fill remaining bits of dest with **zero** (`movz`) or **sign bit** (`movs`)

`movzSD` / `movsSD`:


S – size of source (**b** = 1 byte, **w** = 2)

D – size of dest (**w** = 2 bytes, **l** = 4, **q** = 8)

Example:

`movzbq %al, %rbx`

Annotations:
- **1 byte** arrow pointing to the `b` in `movzbq`
- **8 bytes** arrow pointing to the `q` in `movzbq`



Aside: movz and movs

`movz __ src, regDest`

Move with zero extension

`movs __ src, regDest`

Move with sign extension

- Copy from a *smaller* source value to a *larger* destination
- Source can be memory or register; Destination *must* be a register
- Fill remaining bits of dest with **zero** (`movz`) or **sign bit** (`movs`)

movz_{SD} / **movs_{SD}**:

S – size of source (**b** = 1 byte, **w** = 2)


D – size of dest (**w** = 2 bytes, **l** = 4, **q** = 8)

Note: In x86-64, *any instruction* that generates a 32-bit (long word) value for a register also sets the high-order portion of the register to 0. Good example on p. 184 in the textbook.

Example:

`movsb l (%rax), %ebx`

Copy 1 byte from memory into 8-byte register & sign extend it



Choosing instructions for conditionals

replace "j" with "set" to get other instructions

	cmp b,a	test a,b
je “Equal”	a == b	a&b == 0
jne “Not equal”	a != b	a&b != 0
js “Sign” (negative)		a&b < 0
jns (non-negative)		a&b >= 0
jg “Greater”	a > b	a&b > 0
jge “Greater or equal”	a >= b	a&b >= 0
jl “Less”	a < b	a&b < 0
jle “Less or equal”	a <= b	a&b <= 0
ja “Above” (unsigned >)	a > b	
jb “Below” (unsigned <)	a < b	

Typically come in pairs:

- ① test or compare
- ② jump or set

cmp 5, (p)

```
je: *p == 5
jne: *p != 5
jg: *p > 5
jl: *p < 5
```

test a,a

```
je: a == 0
jne: a != 0
jg: a > 0
jl: a < 0
```

test a, 0x1

```
je: aLSB == 0
jne: aLSB == 1
```

Choosing instructions for conditionals

	<u>cmp b,a</u>	test a,b
je "Equal"	a == b	a&b == 0
jne "Not equal"	a != b	a&b != 0
js "Sign" (negative)		a&b < 0
jns (non-negative)		a&b >= 0
jg "Greater"	a > b	a&b > 0
jge "Greater or equal"	a >= b	a&b >= 0
jl "Less"	a < b	a&b < 0
jle "Less or equal"	a <= b	a&b <= 0
ja "Above" (unsigned >)	a > b	
jb "Below" (unsigned <)	a < b	

cmpq \$3, %rdi
jge T2

label
(addr)

Register	Use(s)
%rdi	argument <u>x</u>
%rsi	argument <u>y</u>
%rax	return value

```
if (x < 3) {
    return 1;
}
return 2;
```

```
cmpq $3, %rdi
jge T2
T1: # x < 3:
    movq $1, %rax
    ret
T2: # ! (x < 3): x ≥ 3
    movq $2, %rax
    ret
```

Your Turn!

```
long absdiff(long x, long y)
{
    long result;
    if (x > y)
        result = x-y;
    else
        result = y-x;
    return result;
}
```

Register	Use(s)
%rdi	1 st argument (x)
%rsi	2 nd argument (y)
%rax	return value

absdiff:

```

cmpq %rsi,%rdi
jle .L4                                # x > y:
movq    %rdi, %rax
subq    %rsi, %rax
ret
.L4:                                # x <= y:
    movq    %rsi, %rax
    subq    %rdi, %rax
    ret

```

- ❖ Can view in provided control.s
 - gcc -Og -S -fno-if-conversion control.c

Your Turn! (solution)

```
long absdiff(long x, long y)
{
    long result;
    if (x > y)
        result = x-y;
    else
        result = y-x;
    return result;
}
```

Register	Use(s)
%rdi	1 st argument (x)
%rsi	2 nd argument (y)
%rax	return value

absdiff:

```
    cmpq    %rsi, %rdi    # x:y
    jle     .L4
                    # x > y:
    movq    %rdi, %rax
    subq    %rsi, %rax
    ret
.L4:               # x <= y:
    movq    %rsi, %rax
    subq    %rdi, %rax
    ret
```

- ❖ Can view in provided control.s
 - gcc -Og -S -fno-if-conversion control.c

Choosing instructions for conditionals

	cmp b,a	test a,b
je "Equal"	② <u>a == b</u>	③ <u>a&b == 0</u>
jne "Not equal"	a != b	a&b != 0
js "Sign" (negative)		a&b < 0
jns (non-negative)		a&b >= 0
jg "Greater"	a > b	a&b > 0
jge "Greater or equal"	a >= b	a&b >= 0
jl "Less"	① <u>a < b</u>	a&b < 0
jle "Less or equal"	a <= b	a&b <= 0
ja "Above" (unsigned >)	a > b	
jb "Below" (unsigned <)	a < b	

$\%al \& \%bl == 0$ when either

$\%al$ or $\%bl$ is false

↑ this is the else case!

```
if (x < 3 && x == y) {
    return 1;
} else {
    return 2;
}
```

① cmpq \$3, %rdi } $\%al = (x < 3)$
 setl %al

② cmpq %rsi, %rdi } $\%bl = (x == y)$
 sete %bl

③ testb %al, %bl
 je T2 ← jump to T2 if $(\%al \& \%bl) == 0$

T1: # $x < 3 \&\& x == y:$
 movq \$1, %rax
 ret

T2: # else
 movq \$2, %rax
 ret

Summary

- ❖ lea is address calculation instruction
 - Does NOT actually go to memory
 - Used to compute addresses or some arithmetic expressions
- ❖ Control flow in x86 determined by status of Condition Codes
 - Showed Carry, Zero, Sign, and Overflow, though others exist
 - Set flags with arithmetic instructions (implicit) or Compare and Test (explicit)
 - Set instructions read out flag values
 - Jump instructions use flag values to determine next instruction to execute