1. Integers and Floats (7 points)

a. In the card game Schnapsen, 5 cards are used (Ace, Ten, King, Queen, and Jack) from 4 suits, so 20 cards in total. What are the minimum number of bits needed to represent a single card in a Schnapsen deck?

b. How many negative numbers can we represent if given 7 bits and using two’s complement?

Consider the following pseudocode (we’ve written out the bits instead of listing hex digits):

```c
int a = 0b0100 0000 0000 0000 0000 0011 1100 0000
int b = (int)(float)a
int m = 0b0100 0000 0000 0000 0000 0011 0000 0000
int n = (int)(float)m
```

c. Circle one: True or False:

```
a == b
```

d. Circle one: True or False:

```
m == n
```

e. How many IEEE single precision floating point numbers are in the range [4, 6) (That is, how many floating point numbers are there where 4 <= x < 6?)
Examine the following recursive function:

```c
long magic(long x, long *y) {
    long temp;
    if (x < 2) {
        return *y;
    } else {
        temp = *y + 1;
        return x + magic(x-3, &temp);
    }
}
```

Here is the x86_64 assembly for the same function:

```
4005f6 <magic>:
4005f6: cmp $0x1,%rdi
4005fa: jg 0x400600 <magic+10>
4005fc: mov (%rsi),%rax
4005ff: retq
400600: push %rbx
400601: sub $0x10,%rsp
400605: mov %rdi,%rbx
400608: mov (%rsi),%rax
40060b: add $0x1,%rax
40060f: mov %rax,0x8(%rsp)
400614: lea -0x3(%rdi),%rdi
400618: lea 0x8(%rsp),%rsi
40061d: callq 0x4005f6 <magic>
400622: add %rbx,%rax
400625: add $0x10,%rsp
400629: pop %rbx
40062a: retq
```

Suppose we call `magic` from `main()`, with registers `%rsi = 0x7ff...ffbaa` and `%rdi = 7`. The value stored at address `0x7ff...ffbaa` is the long value 3. We set a `breakpoint` at “return *y” (i.e. we are just about to return from `magic()` without making another recursive call). We have executed the `mov` instruction at `4005fc` but have not yet executed the `retq`.

Fill in the register values on the next page and draw what the stack will look like when the program hits that breakpoint. Give both a description of the item stored at that location and the value stored at that location. If a location on the stack is not used, write “unused” in the Description for that address and put “-----” for its Value. You may list the Values in hex or decimal. Unless preceded by `0x` we will assume decimal. It is fine to use `f...f` for sequences of `f`’s as shown above for `%rsi`. Add more rows to the table as needed. Also, fill in the box on the next page to include the value this call to `magic` will finally return to `main`.
<table>
<thead>
<tr>
<th>Register</th>
<th>Original Value</th>
<th>Value at Breakpoint</th>
</tr>
</thead>
<tbody>
<tr>
<td>rsp</td>
<td>0x7ff...ffad0</td>
<td></td>
</tr>
<tr>
<td>rdi</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>rsi</td>
<td>0x7ff...ffbaa</td>
<td></td>
</tr>
<tr>
<td>rbx</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>rax</td>
<td>9</td>
<td></td>
</tr>
</tbody>
</table>

What value is **finally** returned to `main` by this call?

<table>
<thead>
<tr>
<th>Memory address on stack</th>
<th>Name/description of item</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x7fffffffffffffffad0</td>
<td>Return address back to <code>main</code></td>
<td>0x400827</td>
</tr>
<tr>
<td>0x7fffffffffffffffac8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x7fffffffffffffffac0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x7fffffffffffffffab8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x7fffffffffffffffab0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x7fffffffffffffffaa8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x7fffffffffffffffaa0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x7fffffffffffffff98</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x7fffffffffffffff90</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x7fffffffffffffff88</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x7fffffffffffffff80</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x7fffffffffffffff78</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x7fffffffffffffff70</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x7fffffffffffffff68</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x7fffffffffffffff60</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Wi17 Final Q1  
1. C and Assembly (15 points)

Consider the following (partially blank) x86-64 assembly, (partially blank) C code, and memory listing. Addresses and values are 64-bit, and the machine is little-endian. All the values in memory are in hex, and the address of each cell is the sum of the row and column headers: for example, address 0x1019 contains the value 0x18.

**Assembly code:**
```
foo:
  movl $0, _____
L1:
  cmpq $0x0, %rdi
  je L2
  cmp _____, 0x1(%rdi)
  je _____
  mov 0x8(%rdi), %rdi
  jmp _____
L2:
  ret
L3:
  mov (%rdi), %eax
  jmp L2
```

**C code:**
```
typedef struct person {
  char height;
  char age;
  struct person* next_person;
} person;

int foo(person* p) {
  int answer = _____;
  while (______) {
    if (p->age == 24){
      answer = p->_____;
      break;
    }
    p = __________;
  }
  return answer;
}
```

Memory Listing

<table>
<thead>
<tr>
<th></th>
<th>0x00</th>
<th>0x01</th>
<th>...</th>
<th>0x05</th>
<th>0x06</th>
<th>0x07</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x1000</td>
<td>80</td>
<td>1B</td>
<td>...</td>
<td>00</td>
<td>00</td>
<td>00</td>
</tr>
<tr>
<td>0x1008</td>
<td>80</td>
<td>1B</td>
<td>...</td>
<td>00</td>
<td>00</td>
<td>00</td>
</tr>
<tr>
<td>0x1010</td>
<td>3F</td>
<td>18</td>
<td>...</td>
<td>00</td>
<td>00</td>
<td>00</td>
</tr>
<tr>
<td>0x1018</td>
<td>3F</td>
<td>18</td>
<td>...</td>
<td>00</td>
<td>00</td>
<td>00</td>
</tr>
<tr>
<td>0x1020</td>
<td>00</td>
<td>00</td>
<td>...</td>
<td>00</td>
<td>00</td>
<td>00</td>
</tr>
<tr>
<td>0x1028</td>
<td>18</td>
<td>10</td>
<td>...</td>
<td>00</td>
<td>00</td>
<td>00</td>
</tr>
<tr>
<td>0x1030</td>
<td>18</td>
<td>10</td>
<td>...</td>
<td>00</td>
<td>00</td>
<td>00</td>
</tr>
<tr>
<td>0x1038</td>
<td>40</td>
<td>40</td>
<td>...</td>
<td>00</td>
<td>00</td>
<td>00</td>
</tr>
<tr>
<td>0x1040</td>
<td>40</td>
<td>40</td>
<td>...</td>
<td>00</td>
<td>00</td>
<td>00</td>
</tr>
<tr>
<td>0x1048</td>
<td>00</td>
<td>00</td>
<td>...</td>
<td>00</td>
<td>00</td>
<td>00</td>
</tr>
</tbody>
</table>

(a) Given the code provided, fill in the blanks in the C and assembly code.
(b) Trace the execution of the call to `foo((person*) 0x1028)` in the table to the right. Show which instruction is executed in each step until `foo` returns. In each space, place the assembly instruction and the values of the appropriate registers after that instruction executes. You may leave those spots blank when the value does not change. You might not need all steps listed on the table.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>%rdi (hex)</th>
<th>%eax (decimal)</th>
</tr>
</thead>
<tbody>
<tr>
<td>movl</td>
<td>0x1028</td>
<td>0</td>
</tr>
<tr>
<td>cmpq</td>
<td></td>
<td></td>
</tr>
<tr>
<td>je</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(c) Briefly describe the value that `foo` returns and how it is computed. Use only variable names from the C version in your answer.
Sp17 Final Q1
1. Caches (11 points)

You are using a byte-addressed machine where physical addresses are 22-bits. You have a 4-way associative cache of total size 1 KiB with a cache block size of 32 bytes. It uses LRU replacement and write-back policies.

a) Give the number of bits needed for each of these:

Cache Block Offset: ___________    Cache Tag: _____________

b) How many sets will the cache have? ___________

c) Assume that everything except the array \( x \) is stored in registers, and that the array \( x \) starts at address 0x0. Give the hit rate (as a fraction or a %) for the following code, assuming that the cache starts out empty. Also give the total number of hits.

```
#define LEAP 1
#define SIZE 256
int x[SIZE][8];
... // Assume x has been initialized to contain values.
... // Assume the cache starts empty at this point.
for (int i = 0; i < SIZE; i += LEAP) {
    x[i][0] += x[i][4];
}
```

Hit Rate: ____________ Total Number of Hits: ____________

d) If we increase the cache block size to 64 bytes (and leave all other factors the same) what would the hit rate be?

Hit Rate: ____________ Total Number of Hits: ____________

e) For each of the changes proposed below, indicate how it would affect the hit rate of the code above in part c) assuming that all other factors remained the same as they were in the original cache:

- Change associativity from 4-way to 2-way: increase / no change / decrease
- Change \( \text{LEAP} \) from 1 to 4: increase / no change / decrease
- Change cache size from 1 KiB to 2 KiB: increase / no change / decrease
Wi16 Final Q4

4. Processes (12 points) In this problem, assume Linux.

(a) Can the same program be executing in more than one process simultaneously?

(b) Can a single process change what program it is executing?

(c) When the operating system performs a context switch, what information does NOT need to be saved/maintained in order to resume the process being stopped later (circle all that apply):
   - The page-table base register
   - The value of the stack pointer
   - The time of day (i.e., value of the clock)
   - The contents of the TLB
   - The process-id
   - The values of the process' global variables

(d) Give an example of an exception (asynchronous control flow) in which it makes sense to later re-execute the instruction that caused the exception.

(e) Give an example of an exception (asynchronous control flow) in which it makes sense to abort the process.
6. Programs, processes, and processors (oh my!) (25 pts)

(a) Consider the following C code on the left (running on Linux), then give one possible output of running it. Assume that `printf` flushes its output immediately.

```c
void oz() {
    char * name = "toto\n";
    printf("dorothy\n");
    if (fork() == 0) {
        name = "wizard\n";
        printf("scarecrow\n");
        fork();
        printf("tinman\n");
        exit(0);
        printf("witch\n");
    } else {
        printf("lion\n");
    }
    printf(name);
}
```

Possible output:
dorothy
lion
toto
scarecrow
tinman
tinman

(b) "Pay no attention to the man behind the curtain." We have seen several different mechanisms used to create illusions or abstractions for running programs:

A. Context switch
B. Virtual memory
C. Virtual method tables (vtables)
D. Caches
E. Timer interrupt
F. Stack discipline
G. None of the above, or impossible.

For each of the following, indicate which mechanism above (A-F) enables the behavior, or G if the behavior is impossible or untrue.

(i) ______ Allows operating system kernel to run to make scheduling decisions.

(ii) ______ Prevents buffer overflow exploits.

(iii) ______ Allows multiple instances of the same program to run concurrently.

(iv) ______ Lets programs use more memory than the machine has.

(v) ______ Makes recently accessed memory faster.

(vi) ______ Multiple processes appear to run concurrently on a single processor.

(vii) ______ Enables programs to run different code depending on an object’s type.

(viii)______ Allows an x86-64 machine to execute code for a different ISA.
(c) Give an example of a \textit{synchronous} exception, what could trigger it, and where the exception handler would return control to in the original program.

(d) In what way does address translation (virtual memory) help make \texttt{exec} fast? Explain in less than 2 sentences. \textit{Hint:} it may help to write down what happens during \texttt{exec}.

(e) Which of the following \textit{can} a running process determine, assuming it does \textit{not} have access to a timer? (check all that apply)

- Its own process ID
- Size of physical memory
- Size of the virtual address space
- L1 cache associativity
- When context switches happen

(f) For each of the following, fill in what is responsible for making the decision: hardware ("HW"), operating system ("OS"), or program ("P").

(i) \underline{\text{_____}}  Which physical page a virtual page is mapped to.

(ii) \underline{\text{_____}}  Which cache line is evicted for a conflict in a set-associative cache.

(iii) \underline{\text{_____}}  Which page is evicted from physical memory during a page fault.

(iv) \underline{\text{_____}}  Translation from virtual address to physical address.

(v) \underline{\text{_____}}  Whether data is stored in the stack or the heap.

(vi) \underline{\text{_____}}  Data layout optimized for spatial locality
Sp17 Final Q3
3. Virtual Memory (9 points)

Assume we have a virtual memory detailed as follows:

- 256 MiB Physical Address Space
- 4 GiB Virtual Address Space
- 1 KiB page size
- A TLB with 4 sets that is 8-way associative with LRU replacement

For the following questions it is fine to leave your answers as powers of 2.

a) How many bits will be used for:
   
   Page offset? __________
   
   Virtual Page Number (VPN)? _________
   
   Physical Page Number (PPN)? _________
   
   TLB index? ______________
   
   TLB tag? ______________

b) How many entries in this page table?

c) We run the following code with an empty TLB. Calculate the TLB miss rate for data (ignore instruction fetches). Assume i and sum are stored in registers and cool is page-aligned.

```c
#define LEAP 8
int cool[512];
... // Some code that assigns values into the array cool
... // Now flush the TLB. Start counting TLB miss rate from here.
int sum;
for (int i = 0; i < 512; i += LEAP) {
  sum += cool[i];
}
```

**TLB Miss Rate:** (fine to leave you answer as a fraction) ____________
Au16 Final Q7

Question F7: Virtual Memory [10 pts]

Our system has the following setup:
- 24-bit virtual addresses and 512 KiB of RAM with 4 KiB pages
- A 4-entry TLB that is fully associative with LRU replacement
- A page table entry contains a valid bit and protection bits for read (R), write (W), execute (X)

(A) Compute the following values: [2 pt]

<table>
<thead>
<tr>
<th>Page offset width</th>
<th>PPN width</th>
<th>Entries in a page table</th>
<th>TLBT width</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(B) Briefly explain why we make the page size so much larger than a cache block size. [2 pt]

(C) Fill in the following blanks with “A” for always, “S” for sometimes, and “N” for never if the following get updated during a page fault. [2 pt]

<table>
<thead>
<tr>
<th>Page table</th>
<th>Swap space</th>
<th>TLB</th>
<th>Cache</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(D) The TLB is in the state shown when the following code is executed. Which iteration (value of i) will cause the protection fault (segfault)? Assume sum is stored in a register. Recall: the hex representations for TLBT/PPN are padded as necessary. [4 pt]

```c
long *p = 0x7F0000, sum = 0;
for (int i = 0; i++; i++) {
    if (i%2)
        *p = 0;
    else
        sum += *p;
    p++;
}
```

<table>
<thead>
<tr>
<th>TLBT</th>
<th>PPN</th>
<th>Valid</th>
<th>R</th>
<th>W</th>
<th>X</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x7F0</td>
<td>0x31</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0x7F2</td>
<td>0x15</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0x004</td>
<td>0x1D</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0x7F1</td>
<td>0x2D</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

```c
i = 
```
Question F8: Memory Allocation [9 pts]

(A) Briefly describe one drawback and one benefit to using an implicit free list over an explicit free list. [4 pt]

<table>
<thead>
<tr>
<th>Implicit drawback:</th>
<th>Implicit benefit:</th>
</tr>
</thead>
</table>

(B) The table shown to the right shows the value of the header for the block returned by the request: (int*)malloc(N*sizeof(int))

What is the alignment size for this dynamic memory allocator? [2 pt]

<table>
<thead>
<tr>
<th>N</th>
<th>header value</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>33</td>
</tr>
<tr>
<td>8</td>
<td>49</td>
</tr>
<tr>
<td>10</td>
<td>49</td>
</tr>
<tr>
<td>12</td>
<td>65</td>
</tr>
</tbody>
</table>

(C) Consider the C code shown here. Assume that the malloc call succeeds and foo is stored in memory (not just in a register). Fill in the following blanks with “>” or “<” to compare the values returned by the following expressions just before return 0. [3 pt]

```c
#include <stdlib.h>
int ZERO = 0;
char* str = "cse351";

int main(int argc, char *argv[]) {
    int *foo = malloc(8);
    free(foo);
    return 0;
}
```
Wi16 Final Q10

10. C vs. Java (11 points) Consider this Java code (left) and somewhat similar C code (right) running on x86-64:

```java
public class Foo {
    private int[] x;
    private int y;
    private int z;
    private Bar b;
    public Foo()
    {        x = null;
        b = null;
    }
}
```

```c
struct Foo {
    int x[6];
    int y;
    int z;
    struct Bar * b;
};
```

```java
struct Foo * make_foo() {
    struct Foo * f = (struct Foo *)malloc(sizeof(struct Foo));
    f->x = NULL;
    f->b = NULL;
    return f;
}
```

(a) In Java, `new Foo()` allocates a new object on the heap. How many bytes would you expect this object to contain for holding `Foo`'s fields? (Do not include space for any header information, vtable pointers, or allocator data.)

(b) In C, `malloc(sizeof(struct Foo))` allocates a new object on the heap. How many bytes would you expect this object to contain for holding `struct Foo`'s fields? (Do not include space for any header information or allocator data.)

(c) The function `make_foo` attempts to be a C variant of the `Foo` constructor in Java. One line fails to compile. Which one and why?

(d) What, if anything, do we know about the values of the `y` and `z` fields after Java creates an instance of `Foo`?

(e) What, if anything, do we know about the values of the `y` and `z` fields in the object returned by `make_foo`?