# CSE 351 Section 7 – Caches

Hi there! Welcome back to section, we're happy that you're here  $\odot$ 

## **IEC Prefixing System**

We often need to express large numbers and the preferred tool for doing so is the IEC Prefixing System!

Kibi-	(Ki)	$2^{10} pprox 10^3$	Pebi-	(Pi)	$2^{50}pprox 10^{15}$
Mebi-	(Mi)	$2^{20} pprox 10^6$	Exbi-	(Ei)	$2^{60} pprox 10^{18}$
Gibi-	(Gi)	$2^{30} pprox 10^9$	Zebi-	(Zi)	$2^{70} pprox 10^{21}$
Tebi-	(Ti)	$2^{40} pprox 10^{12}$	Yobi-	(Yi)	$2^{80} pprox 10^{24}$

#### Prefix Exercises:

Write the following as powers of 2. The first one has been done for you:

2 Ki-bytes = <b>2<sup>11</sup> bytes</b>	$64 \text{ Gi-bits} = 2^{36} \text{ bits}$	16 Mi-integers = 2 <sup>24</sup> integers
256 Pi-pencils = 2 <sup>58</sup> pencils	512 Ki-books = $2^{19}$ books	128 Ei-students = 2 <sup>67</sup> students

Write the following using IEC Prefixes. The first one has been done for you:

$2^{15}$ cats = <b>32 Ki-cats</b>	$2^{34}$ birds = 16 Gi-birds	2 <sup>43</sup> huskies = 8 Ti-huskies
2 <sup>61</sup> things = 2 Ei-things	2 <sup>27</sup> caches = 128 Mi-caches	2 <sup>58</sup> addresses = 256 Pi-addresses

# Accessing a Cache (Hit or Miss?)

Assume the following caches all have block size K = 4 and are in the current state shown (you can ignore "-"). All values are shown in hex. Tag fields are NOT padded, while bytes of the cache blocks are shown in full. The word size for the machine with these caches is 12 bits (i.e. addresses are 12 bits long)

### Direct-Mapped:

Set	Valid	Tag	<b>B0</b>	B1	B2	B3
0	1	15	63	В4	C1	A4
1	0	_	—	-		—
2	0	_	-			—
3	1	D	DE	AF	BA	DE
4	0	_	-			—
5	0	_	—	_	_	—
6	1	13	31	14	15	93
7	0	—		_	-	—

Set	Valid	Tag	B0	B1	B2	B3
8	0	-	—	—	-	-
9	1	0	01	12	23	34
Α	1	1	98	89	СВ	BC
В	0	1E	4B	33	10	54
С	0	-	—	—	—	_
D	1	11	C0	04	39	AA
Е	0	_	_	_	_	_
F	1	F	FF	6F	30	0

Offset bits: 2

Index bits: 4

Tag bits: 6

	Hit or Miss?	Data returned
a) Read 1 byte at 0x7AC	Miss	_
b) Read 1 byte at 0x024	Hit	0x01
c) Read 1 byte at 0x99F	Miss	_

2-way Set Associative:

Set	Valid	Tag	<b>B0</b>	B1	B2	B3	Se
0	0	—	—	—	—	—	
1	0		—			—	
2	1	3	4 F	D4	A1	3B	
3	0	_	-	-	-		
4	0	6	CA	FE	FO	0D	
5	1	21	DE	AD	ΒE	ΕF	
6	0	_	—	—	—	—	
7	1	11	00	12	51	55	

Set	Valid	Tag	B0	B1	B2	B3
0	0	_	—	-	-	-
1	1	2F	01	20	40	03
2	1	ΟE	99	09	87	56
3	0	_	—	-	—	_
4	0	_	_	—	—	—
5	0	-	—	—	—	_
6	1	37	22	В6	DB	AA
7	0	_	—	_	_	_

Offset bits: 2

Index bits: 3

Tag bits: 7

	Hit or Miss?	Data returned
a) Read 1 byte at 0x435	Hit	0xAD
b) Read 1 byte at 0x388	Miss	
c) Read 1 byte at 0x0D3	Miss	—

#### **Fully Associative:**

Set	Valid	Tag	B0	B1	B2	B3	Set	Valid	Tag	B0	B1	B2	B3	
0	1	1F4	00	01	02	03	0	0	_	_	—	—	—	Offset bit
0	0	—	—	—	—	_	0	1	AB	02	30	44	67	
0	1	100	F4	4D	ΕE	11	0	1	34	FD	EC	BA	23	
0	1	77	12	23	34	45	0	0	_	_	-	-	—	Index bit
0	0	—	-	—	-	—	0	1	1C6	00	11	22	33	
0	1	101	DA	14	ΕE	22	0	1	45	67	78	89	9A	
0	0	—	-	-	-	—	0	1	1	70	00	44	A6	Tag bits:
0	1	16	90	32	AC	24	0	0		_	_	_	—	
							-							

its: 2

its: 0

: 10

	Hit or Miss?	Data returned
a) Read 1 byte at 0x1DD	Hit	0x23
b) Read 1 byte at 0x719	Hit	0x11
c) Read 1 byte at 0x2AA	Miss	_

# **Code Analysis**

Consider the following code that accesses a <u>two-dimensional</u> array (of size 64×64 ints). Assume we are using a direct-mapped, 1 KiB cache with 16 B block size.

for (int i = 0; i < 64; i++) for (int j = 0; j < 64; j++) // assume &array = 0x600000 array[i][j] = 0;

- a) What is the miss rate of the execution of the entire loop? Every block can hold 4 ints (16B/4B per int), so we will need to pull a new block from memory every 4 accesses of the array. This means this miss rate is  $\frac{4 \text{ bytes per int}}{16 \text{ bytes per block}} = \frac{1 \text{ block}}{4 \text{ ints}} = 0.25 = 25\%$
- b) What code modifications can <u>change</u> the miss rate? Brainstorm before trying to analyze. Possible answers: switch the loops (i.e. make j the outer loop and i the inner loop), switch j and i in the array access, make the array a different type (e.g. char[][], long[][], etc.), make array an array of Linked Lists or a 2-level array, etc.

(NOTE: Answer to part (c) on next page)

c) What cache parameter changes (size, associativity, block size) can <u>change</u> the miss rate? Let's consider each of the three parameters individually.

First, let's consider modifying the size of the cache. Will it change the miss rate? No, it doesn't matter how big the cache is in this case (if the block size doesn't change). We will still be pulling the same amount of data each miss, and we will still have to go to memory every time we exhaust that data

Next, let's consider modifying the associativity of the cache. Will it change the miss rate? No, this is helpful if we want to reduce conflict misses, but since the data we're accessing is all in contiguous memory (thanks arrays!), booting old data to replace it with new data isn't an issue.

Finally, let's consider modifying the block size of the cache. Will it change the miss rate? Yes, bigger blocks mean we pull bigger chunks of contiguous elements in the array every time we have a miss. Bigger chunks at a time means fewer misses down the line. Likewise, smaller blocks increase the frequency with which we need to go to memory (think back to the calculations we did in part **(a)** to see why this is the case)

So, in conclusion, changing block size can change the miss rate. Changing size or associativity will NOT change the miss rate.

NOTE: Remember that the results we got were for this specific example. There are some code examples in which changing the size or associativity of the cache will change the miss rate.