3. Address Translation (25 pts)

Imagine we have a machine with 16-bit virtual addresses, 12-bit physical addresses, and:

- Page size of 256 bytes.
- Translation lookaside buffer (TLB) with 8 ways and 4 sets.
- One-level cache with capacity of 256 bytes, 16-byte cache block size, and 2-way associativity.
- (a) For the virtual address below, label the bits used for each component, either by labelling boxes or with arrows to indicate ranges of bits. *Hint:* there may be more than one label for some bits.
 - (i) Virtual page offset ("VPO")
 - (ii) Virtual page number ("VPN")
 - (iii) TLB index ("index")
 - (iv) TLB tag ("tag")

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	1	1	0	0	1	1	0	1	1	0	0	0

- (b) How many total page-table-entries are there per process in this system?
- (c) How many *sets* are there in the cache?
- (d) Assume that the virtual address above has been translated to a physical address in memory.
 Fill in the known bits of the physical address below, and **label the bits for each component** as you did in part (a) again, some bits may have more than one label.
 - (i) Physical page number ("PPN")
 - (ii) Physical page offset ("PPO")
 - (iii) Cache index ("index")
 - (iv) Cache tag ("tag")
 - (v) Cache offset ("offset")



Question 5: The Stack [12 pts]

The recursive factorial function fact() and its x86-64 disassembly is shown below:

```
int fact(int n) {
    if(n==0 || n==1)
        return 1;
    return n*fact(n-1);
```

```
00000000040052d <fact>:
 40052d: 83 ff 00
                                 $0, %edi
                          cmpl
 400530: 74 05
                                 400537 <fact+0xa>
                          je
 400532: 83 ff 01
                          cmpl
                                 $1, %edi
 400535: 75 07
                                 40053e <fact+0x11>
                          jne
 400537: b8 01 00 00 00 movl
                                 $1, %eax
 40053c: eb 0d
                                 40054b <fact+0x1e>
                          jmp
 40053e: 57
                          pushq %rdi
 40053f: 83 ef 01
                                 $1, %edi
                          subl
 400542: e8 e6 ff ff ff call
                                 40052d <fact>
 400547: 5f
                                 %rdi
                          popq
 400548:
          Of af c7
                                 %edi, %eax
                          imull
  40054b:
          f3 c3
                          rep ret
```

- (A) Circle one: [1 pt] fact() is saving %rdi to the Stack as a Caller // Callee
- (B) How much space (in bytes) does this function take up in our final executable? [2 pt]



«Problem continued on next page»

(D) If we use the main function shown below, answer the following for the execution of the entire program: [4 pt]

```
void main() {
    printf("result = %d\n",fact(3));
}
```

Total frames	Maximum stack
created:	frame depth:

(E) In the situation described above where main() calls fact(3), we find that the word 0x2 is stored on the Stack at address 0x7fffdc7ba888. At what address on the Stack can we find the return address to main()? [3 pt]

Name:

Pointers and Memory (15 pts) 5.

For this section, refer to this 8-byte aligned diagram of memory, with addresses increasing top-tobottom and left-to-right (address 0x00 at the top left). When answering the questions below, don't forget that x86-64 machines are little-endian. If you don't remember exactly how endianness works, you should still be able to get significant partial credit.

	Memory Address	+0	+1	+2	+3	+4	+5	+6	+7
	0x00	аа	bb	cc	dd	ee	ff	00	11
	0x08	00	00	00	00	00	00	00	00
	0x10	ab	01	51	fØ	07	06	05	04
	0x18	de	ad	be	ef	10	00	00	00
int* $x = 0x10;$	0x20	ba	са	ff	ff	1a	2b	3c	4d
10ng* y = 0x20; char* s = 0x00;	0x28	a0	b0	c0	dØ	a1	b1	c1	d1

(a) Fill in the type and value for each of the following C expressions:

Expression (in C)	Туре	Value (in hex)
*X		
x+1		
*(y-1)		
s[4]		

(b) Assume that all registers start with the value 0, except %rax which is set to 8. Determine what the final values of each of these registers will be *after* executing the following instructions:

	Register	Value
	%rax	8
movb %al, %bl	%bl	
leal 2(%rax), %ecx	%есх	
movsbw (,%rax,4), %dx	%dx	

Question 9: Virtual Memory (8 pts)

This election season, the US will computerize the voting system. There were approximately 2^{27} voters in 2012. There are four candidates in the running and so each voter will submit letter A, B, C, or D. The votes are stored in the char votes [] array.

The following loop will count the votes to determine the winner. We are given a 1 MiB byte-addressed machine with 4 MiB of VM and 128 KiB pages. Assume that <code>votes[]</code> and <code>candidates[]</code> are page-aligned and <code>i</code> is stored in a register.

a) How many bits wide are the following?

 VPN
 Page Offset

 PPN
 Page Table Base Register

b) We are given a fully-associative TLB with 4 entries and LRU replacement policy. One entry is reserved for the Code. In the *best case scenario*, how many votes will be counted before a TLB miss occurs?

We want to improve our machine by expanding the TLB to hold 8 entries instead of 4. We also revised our for loop, which replaces Loop 1. Assume i and vote are stored in registers.

```
for (int i = 0; i < NUM_VOTERS; i++) { // Loop 2
    char vote = votes[i];
    if (vote == 'A') candidates[0]++;
    if (vote == 'B') candidates[1]++;
    if (vote == 'C') candidates[2]++;
    if (vote == 'D') candidates[3]++;
}</pre>
```

c) Now how many votes can be counted before a TLB miss in the best case scenario?

d) In the *worst case scenario*, how many TLB misses would occur if this improved loop ran to completion? In other words, what is the highest number of TLB misses possible when running this loop?



Question 8: Caches (10 pts)

We are using a 20-bit byte addressed machine. We have two options for caches: Cache A is fully associative and Cache B is 4-way set associative. Both caches have a capacity of 16 KiB and 16 B blocks.

a) Calculate the TIO address breakdown for Cache A:



b) Below is the initial state of one set (four slots) in Cache B. Each slot holds 2 LRU bits, with 0b00 being the most recently used and 0b11 being the least recently used. Circle ONE option below for two memory accesses that result in the final LRU bits shown and only one block replacement/eviction.

	Line		Initial		Final	
	Slot	Tag	LRU bits		LRU bits	
Index	0	0110 1010	00		10	
1001 1110	1	0000 0001	10	\rightarrow	00	
	2	0101 0101	01		11	
	3	1010 1100	11		01	
(1) 0>	(019D0), 0xAD9D0	(2) 0xAC	9E0, 0x129E	0
(3) 0>	0, 0x019D0	(4) 0x129	9E0, 0xAC9E	0	

c) For the code given below, calculate the hit rate for **Cache B** assuming that it starts cold.

```
#define ARRAY SIZE 8192
int int_arr[ARRAY_SIZE];
                                              // & int arr = 0x80000
for (int i = 0; i < ARRAY_SIZE / 2; i++) {</pre>
     int_arr[i] *= int_arr[i + ARRAY_SIZE / 2];
}
```

d) For each of the proposed changes below, write **U** for "increase", **N** for "no change", or **D** for "decrease" to indicate the effect on the hit rate of Cache B for the loop shown in part (c):

Direct-mapped	Increase cache size	
Double ARRAY_SIZE	Random block replacement	

e) Calculate the AMAT for a multi-level cache given the following values. Don't forget units!

TTT - THE THE, WITC - WISS TALE, OWIC - OLODAI WISS TALE								
L1\$ HT	L1\$ MR	L2\$ НТ	GMR	MEM HT				
4 ns	20%	25 ns	5%	500 ns				

HT = Hit Time	MR = Miss	Rate	CMP -	Clobal	Mice	Rato
111 - 1111 - 11110	1011×-101133	raie,		Olobal	10133	Tate

Name:

8. Memory Allocation (11 points) Consider the (tiny) heap below using an implicit free-list allocator with coalescing, where each rectangle represents 4 bytes and a header or boundary tag of the form x | y indicates a block of size x (in base-10) where y being 1 means allocated. Addresses (in base-10) are written below the rectangles. Unlike your Lab 5 allocator, the allocator for this heap uses boundary tags for allocated blocks.



- (a) Suppose the next call to the allocator is free(104). Show the state of the heap after this call completes by indicating in the picture of the heap above what addresses have different contents and what the new contents are.
- (b) Suppose the next allocator call (after part (a)) is malloc(4). Under a *first-fit policy*, what address would the call to malloc return?
- (c) Suppose the next allocator call (after part (a)) is malloc(4). Under a *best-fit policy*, what address would the call to malloc return?
- (d) Given your answer to part (a) (i.e., after doing this free), what is the smallest z such that malloc(z) would not succeed unless the allocator expanded the size of the heap?

Question 5: Floating Point (10 pts)

Assume integers and IEEE 754 single precision floating point are 32 bits wide.

a) Convert from IEEE 754 to decimal: 0xC0900000

- b) What is the smallest *positive* integer that is a power of 2 that can be represented in IEEE 754 but not as a signed int? You may leave your answer as a power of 2.
- c) What is the smallest positive integer x such that x + 0.25 can't be represented? You may leave your answer as a power of 2.
- d) We have the following word of data: **0xFFC00000**. Circle the number representation below that results in the most negative number.

Two's Complement

Floating Point

e) If we decide to stray away from IEEE 754 format by making our Exponent field 10 bits wide and our Mantissa field 21 bits wide. This gives us (circle one):

MORE PRECISION // LESS PRECISION



Question 1: Number Representation (8 pts)

a) Convert 0x1A into base 6. Don't forget to indicate what base your answer is in!

b) In IEEE 754 floating point, how many numbers can we represent in the interval [10,16)? You may leave your answer in powers of 2.

c) If we use 7 Exponent bits, a denorm exponent of -62, and 24 Mantissa bits in floating point, what is the largest positive power of 2 that we can multiply with 1 to get *underflow*?

2. C to Assembly (25 pts)

Imagine we're designing a new, super low-power computing device that will be powered by ambient radio waves (that part is actually a real research project). Our imaginary device's CPU supports the x86-64 ISA, but its general-purpose integer multiply instruction (imul) is very bad and consumes lots of power. Luckily, we have learned several other ways to do multiplication in x86-64 in certain situations. To take advantage of these, we are designing a custom multiply function, spmult, that checks for specific arguments where we can use other instructions to do the multiplication. But we need your help to finish the implementation.

Fill in the blanks with the correct instructions or operands. It is okay to leave off size suffixes. *Hint:* there are reference sheets with x86-64 registers and instructions at the end of the exam.

<pre>long spmult(long x,</pre>	long y) {	spmult(long, lo	ong):
if $(y == 0)$ else if $(y == 1)$	return 0; return x		testq	
else if (y == 4)	return x * 4;			.L3
<pre>else if (y == 5) else if (y == 16)</pre>	<pre>return x * 5; return x * 16;</pre>		cmpq je	\$1, %rsi .L4
else	return x * y;			
}				L1
		.case4:		
			leaq ret	0(,%rdi,4), %rax
		.L1:		
			cmpq jne	\$5, %rsi .L2
			leaq ret	
		.L2:		
			cmpq	\$16, %rsi
			jne	.else
			movq	%rdi, %rax
			 ret	\$4, %rax
		.L3:		
			movq	\$0, %rax
			ret	
		.L4:		
			ret	
		.else:	# <i>fall</i> movq imulq	<pre>back to multiply %rsi, %rax %rdi, %rax</pre>
			ret	·

Name:

- 4. Processes (12 points) In this problem, assume Linux.
 - (a) Can the same program be executing in more than one process simultaneously?
 - (b) Can a single process change what program it is executing?
 - (c) When the operating system performs a context switch, what information does *NOT* need to be saved/maintained in order to resume the process being stopped later (circle all that apply):
 - The page-table base register
 - The value of the stack pointer
 - The time of day (i.e., value of the clock)
 - The contents of the TLB
 - The process-id
 - The values of the process' global variables
 - (d) Give an example of an exception (asynchronous control flow) in which it makes sense to later re-execute the instruction that caused the exception.
 - (e) Give an example of an exception (asynchronous control flow) in which it makes sense to abort the process.

Name:_

10. C vs. Java (11 points) Consider this Java code (left) and somewhat similar C code (right) running on x86-64:

```
public class Foo {
                               struct Foo {
  private int[] x;
                                  int x[6];
  private int y;
                                 int y;
  private int z;
                                  int z;
  private Bar b;
                                 struct Bar * b;
  public Foo() {
                               };
     x = null;
     b = null;
                               struct Foo * make_foo() {
  }
                                 struct Foo * f = (struct Foo *)malloc(sizeof(struct Foo));
}
                                 f \rightarrow x = NULL;
                                 f \rightarrow b = NULL;
                                 return f;
                               }
```

- (a) In Java, new Foo() allocates a new object on the heap. How many bytes would you expect this object to contain for holding Foo's fields? (Do not include space for any header information, vtable pointers, or allocator data.)
- (b) In C, malloc(sizeof(struct Foo)) allocates a new object on the heap. How many bytes would you expect this object to contain for holding struct Foo's fields? (Do *not* include space for any header information or allocator data.)
- (c) The function make_foo attempts to be a C variant of the Foo constructor in Java. One line fails to compile. Which one and why?
- (d) What, if anything, do we know about the values of the y and z fields after Java creates an instance of Foo?
- (e) What, if anything, do we know about the values of the y and z fields in the object returned by make_foo?