Caches I

CSE 351 Autumn 2016

Instructor:

Justin Hsia

Teaching Assistants:

Chris Ma
Hunter Zahn
John Kaltenbach
Kevin Bi
Sachin Mehta
Suraj Bhat
Thomas Neuman
Waylon Huang
Xi Liu
Yufang Sun



Administrivia

- Homework 2 due today at 5pm
- Lab 3 due next Thursday

- Midterm will be graded over the weekend
 - Posted solutions not set in stone

Roadmap

C:

```
car *c = malloc(sizeof(car));
c->miles = 100;
c->gals = 17;
float mpg = get_mpg(c);
free(c);
```

Java:

Assembly language:

```
get_mpg:
    pushq %rbp
    movq %rsp, %rbp
    ...
    popq %rbp
    ret
```

OS:

Memory & data
Integers & floats
Machine code & C
x86 assembly
Procedures & stacks
Arrays & structs
Memory & caches
Processes
Virtual memory
Memory allocation
Java vs. C

Machine code:




Computer system:






How does execution time grow with SIZE?

```
int array[SIZE];
int sum = 0;
for (int i = 0; i < 200000; i++) {
  for (int j = 0; j < SIZE; j++) {</pre>
    sum += array[j];
                               Time
```




Actual Data



Making memory accesses fast!


- Cache basics
- Principle of locality
- Memory hierarchies
- Cache organization
- Program optimizations that consider caches

Processor-Memory Gap



Problem: Processor-Memory Bottleneck

Processor performance doubled about every 18 months



Bus latency / bandwidth evolved much slower

Main Memory

Core 2 Duo:

Can process at least

256 Bytes/cycle



Core 2 Duo:

Bandwidth

2 Bytes/cycle


Latency

100-200 cycles (30-60ns)



Problem: lots of waiting on memory

Problem: Processor-Memory Bottleneck




cycle: single machine step (fixed-time)


Cache 5

- Pronounciation: "cash"
 - We abbreviate this as "\$"
- English: A hidden storage space for provisions, weapons, and/or treasures
- Computer: Memory with short access time used for the storage of frequently or recently used instructions (i-cache/I\$) or data (d-cache/D\$)
 - More generally: Used to optimize data transfers between any system elements with different characteristics (network interface cache, I/O cache, etc.)


General Cache Mechanics



General Cache Concepts: Hit



General Cache Concepts: Miss



Why Caches Work

Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently

block

Why Caches Work

 Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently

- Temporal locality:
 - Recently referenced items are *likely* to be referenced again in the near future

block

block

Why Caches Work

 Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently

- Temporal locality:
 - Recently referenced items are *likely* to be referenced again in the near future
- Spatial locality:
 - Items with nearby addresses tend to be referenced close together in time
- How do caches take advantage of this?

Example: Any Locality?

```
sum = 0;
for (i = 0; i < n; i++)
{
   sum += a[i];
}
return sum;</pre>
```

Data:

Temporal: sum referenced in each iteration

Spatial: array a[] accessed in stride-1 pattern

Instructions:

Temporal: cycle through loop repeatedly

Spatial: reference instructions in sequence

```
int sum_array_rows(int a[M][N])
{
   int i, j, sum = 0;

   for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];

   return sum;
}</pre>
```

```
int sum_array_rows(int a[M][N])
    int i, j, sum = 0;
    for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];
    return sum;
```


M = 3, N=4

a[0][0] a[0][1] a[0][3]a[0][2]

a[1][0] a[1][1] a[1][2] a[1][3]

a[2][1] a[2][0] a[2][3]a[2][2]

Layout in Memory



Note: 76 is just one possible starting address of array a

Access Pattern: 1) a[0][0] stride = ? 2) a[0][1] 3) a[0][2]

- 4) a[0][3] 5) a[1][0]
- 6) a[1][1]
- 7) a[1][2]
- 8) a[1][3]
- 9) a[2][0]
- 10) a[2][1]
- 11) a[2][2]
- 12) a[2][3]

```
int sum_array_cols(int a[M][N])
{
   int i, j, sum = 0;

   for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];

   return sum;
}</pre>
```

```
int sum_array_cols(int a[M][N])
    int i, j, sum = 0;
    for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)</pre>
             sum += a[i][j];
    return sum;
```

M = 3, N=4

a[0][0] a[0][1] a[0][2] a[0][3]

a[1][3]a[1][0] a[1][1] a[1][2]

a[2][0] a[2][1] a[2][2] a[2][3]

Access Pattern:

1) a[0][0] stride = ?

a[1][0]

3) a[2][0]

a[0][1]

a[1][1]

a[2][1]

a[0][2]

a[1][2]


a[2][2]

10) a[0][3]

11) a[1][3]


12) a[2][3]

Layout in Memory



What is wrong with this code?


How can it be fixed?



What is wrong with this code?

How can it be fixed?

Layout in Memory (M = ?, N = 3, L = 4)



Cache Performance Metrics

- Huge difference between a cache hit and a cache miss
 - Could be 100x speed difference between accessing cache and main memory (measured in clock cycles)
- Miss Rate (MR)
 - Fraction of memory references not found in cache (misses / accesses) = 1 - Hit Rate
- Hit Time (HT)
 - Time to deliver a block in the cache to the processor
 - Includes time to determine whether the block is in the cache
- Miss Penalty (MP)
 - Additional time required because of a miss

Cache Performance

- Two things hurt the performance of a cache:
 - Miss rate and miss penalty
- Average Memory Access Time (AMAT): average time to access memory considering both hits and misses

```
AMAT = Hit time + Miss rate × Miss penalty (abbreviated AMAT = HT + MR × MP)
```

- 99% hit rate twice as good as 97% hit rate!
 - Assume HT of 1 clock cycle and MP of 100 clock cycles
 - 97%: AMAT =
 - 99%: AMAT =

Peer Instruction Question

Processor specs: 200 ps clock, MP of 50 clock cycles,
 MR of 0.02 misses/instruction, and HT of 1 clock cycle

AMAT =

- Which improvement would be best?
 - 190 ps clock
 - MP of 40 clock cycles
 - MR of 0.015 misses/instruction


Can we have more than one cache?

- Why would we want to do that?
 - Avoid going to memory!
- Typical performance numbers:
 - Miss Rate
 - L1 MR = 3-10%
 - L2 MR = Quite small (e.g., < 1%), depending on parameters, etc.
 - Hit Time
 - L1 HT = 4 clock cycles
 - L2 HT = 10 clock cycles
 - Miss Penalty
 - P = 50-200 cycles for missing in L2 & going to main memory
 - Trend: increasing!


Memory Hierarchies

- Some fundamental and enduring properties of hardware and software systems:
 - Faster storage technologies almost always cost more per byte and have lower capacity
 - The gaps between memory technology speeds are widening
 - True for: registers ↔ cache, cache ↔ DRAM, DRAM ↔ disk, etc.
 - Well-written programs tend to exhibit good locality
- These properties complement each other beautifully
 - They suggest an approach for organizing memory and storage systems known as a <u>memory hierarchy</u>


An Example Memory Hierarchy



An Example Memory Hierarchy



An Example Memory Hierarchy




Memory Hierarchies

- Fundamental idea of a memory hierarchy:
 - For each level k, the faster, smaller device at level k serves as a cache for the larger, slower device at level k+1
- Why do memory hierarchies work?
 - Because of locality, programs tend to access the data at level k more often than they access the data at level k+1
 - Thus, the storage at level k+1 can be slower, and thus larger and cheaper per bit
- Big Idea: The memory hierarchy creates a large pool of storage that costs as much as the cheap storage near the bottom, but that serves data to programs at the rate of the fast storage near the top

Intel Core i7 Cache Hierarchy

Processor package



Block size:

64 bytes for all caches.

L1 i-cache and d-cache:

32 KB, 8-way,

Access: 4 cycles

L2 unified cache:

256 KB, 8-way,

Access: 11 cycles

L3 unified cache:

8 MB, 16-way,

Access: 30-40 cycles

Summary

- Memory Hierarchy
 - Successively higher levels contain "most used" data from lower levels
 - Exploits temporal and spatial locality
 - Caches are intermediate storage levels used to optimize data transfers between any system elements with different characteristics
- Cache Performance
 - Ideal case: found in cache (hit)
 - Bad case: not found in cache (miss), search in next level
 - Average Memory Access Time (AMAT) = HT + MR × MP
 - Hurt by Miss Rate and Miss Penalty