# The Hardware/Software Interface

**CSE351 Winter 2013** 

**Memory and Caches II** 

### **Types of Cache Misses**

### Cold (compulsory) miss

Occurs on very first access to a block


#### Conflict miss

- Occurs when some block is evicted out of the cache, but then that block is referenced again later
- Conflict misses occur when the cache is large enough, but multiple data blocks all map to the same slot
  - e.g., if blocks 0 and 8 map to the same cache slot, then referencing
     0, 8, 0, 8, ... would miss every time
  - Conflict misses may be reduced by increasing the <u>associativity</u> of the cache


### Capacity miss

 Occurs when the set of active cache blocks (the working set) is larger than the cache (just won't fit)

# General Cache Organization (S, E, B)




4




# **Example: Direct-Mapped Cache (E = 1)**

Direct-mapped: One line per set Assume: cache block size 8 bytes




# **Example: Direct-Mapped Cache (E = 1)**

Direct-mapped: One line per set Assume: cache block size 8 bytes



# **Example: Direct-Mapped Cache (E = 1)**

Direct-mapped: One line per set Assume: cache block size 8 bytes



No match: old line is evicted and replaced

# Example (for E = 1)

```
int sum_array_rows(double a[16][16])
{
    int i, j;
    double sum = 0;


    for (i = 0; i < 16; i++)
        for (j = 0; j < 16; j++)
            sum += a[i][j];
    return sum;
}</pre>
```

Assume sum, i, j in registers
Address of an aligned element
of a: aa...ayyyyxxxx000

Assume: cold (empty) cache
3 bits for set, 5 bits for offset

aa...ayyy yxx xx000

**9,0**: aa...a000 000 00000



32 B = 4 doubles

32 B = 4 doubles

4 misses per row of array 4\*16 = 64 misses every access a miss 16\*16 = 256 misses

# Example (for E = 1)

```
float dotprod(float x[8], float y[8])
{
    float sum = 0;
    int i;


    for (i = 0; i < 8; i++)
        sum += x[i]*y[i];
    return sum;
}</pre>
```

In this example, cache blocks are 16 bytes; 8 sets in cache How many block offset bits? How many set index bits?

Address bits: ttt....t sss bbbb  $B = 16 = 2^b$ : b=4 offset bits  $S = 8 = 2^s$ : s=3 index bits

0: 000....0 000 0000 128: 000....1 000 0000 160: 000....1 010 0000

if x and y have aligned starting addresses, e.g., &x[0] = 0, &y[0] = 128




if x and y have unaligned starting addresses, e.g., &x[0] = 0, &y[0] = 160

x[0]	x[1]	x[2]	x[3]
x[4]	x[5]	x[6]	x[7]
y[0]	y[1]	y[2]	y[3]
y[4]	y[5]	y[6]	y[7]


# E-way Set-Associative Cache (Here: E = 2)

E = 2: Two lines per set




# E-way Set-Associative Cache (Here: E = 2)

E = 2: Two lines per set



# E-way Set-Associative Cache (Here: E = 2)

E = 2: Two lines per set



#### No match:

- One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU), ...

# Example (for E = 2)

```
float dotprod(float x[8], float y[8])
{
    float sum = 0;
    int i;

    for (i = 0; i < 8; i++)
        sum += x[i]*y[i];
    return sum;
}</pre>
```

If x and y have aligned starting addresses, e.g. &x[0] = 0, &y[0] = 128, can still fit both because two lines in each set


x[0]	x[1]	x[2]	x[3]	y[0]	y[1]	y[2]	y[3]
x[4]	x[5]	x[6]	x[7]	y[4]	y[5]	y[6]	y[7]

# Fully Set-Associative Caches (S = 1)

- Fully-associative caches have all lines in one single set, S = 1
  - E = C / B, where C is total cache size
  - Since, S = (C/B)/E, therefore, S = 1
- Direct-mapped caches have E = 1
  - S = (C/B)/E = C/B
- Tag matching is more expensive in associative caches
  - Fully-associative cache needs C / B tag comparators: one for every line!
  - Direct-mapped cache needs just 1 tag comparator
  - In general, an E-way set-associative cache needs E tag comparators
- Tag size, assuming m address bits (m = 32 for IA32):
  - $m log_2S log_2B$

## **Intel Core i7 Cache Hierarchy**

#### **Processor package**



#### L1 i-cache and d-cache:

32 KB, 8-way, Access: 4 cycles

#### L2 unified cache:

256 KB, 8-way, Access: 11 cycles

#### L3 unified cache:

8 MB, 16-way,

Access: 30-40 cycles

**Block size**: 64 bytes for

all caches.

### What about writes?

### Multiple copies of data exist:

L1, L2, possibly L3, main memory

#### What to do on a write-hit?

- Write-through (write immediately to memory)
- Write-back (defer write to memory until line is evicted)
  - Need a dirty bit to indicate if line is different from memory or not

#### What to do on a write-miss?

- Write-allocate (load into cache, update line in cache)
  - Good if more writes to the location follow
- No-write-allocate (just write immediately to memory)

### Typical caches:

- Write-back + Write-allocate, usually
- Write-through + No-write-allocate, occasionally

### **Software Caches are More Flexible**

### Examples

File system buffer caches, web browser caches, etc.

### Some design differences

- Almost always fully-associative
  - so, no placement restrictions
  - index structures like hash tables are common (for placement)
- Often use complex replacement policies
  - misses are very expensive when disk or network involved
  - worth thousands of cycles to avoid them
- Not necessarily constrained to single "block" transfers
  - may fetch or write-back in larger units, opportunistically

## **Optimizations for the Memory Hierarchy**


### Write code that has locality

- Spatial: access data contiguously
- Temporal: make sure access to the same data is not too far apart in time

#### How to achieve?

- Proper choice of algorithm
- Loop transformations

### **Example: Matrix Multiplication**



n


## **Cache Miss Analysis**

#### Assume:


- Matrix elements are doubles
- Cache block = 64 bytes = 8 doubles
- Cache size C << n (much smaller than n)</li>

### First iteration:

n/8 + n = 9n/8 misses (omitting matrix c)



Afterwards in cache: (schematic)




## **Cache Miss Analysis**

#### Assume:

- Matrix elements are doubles
- Cache block = 64 bytes = 8 doubles
- Cache size C << n (much smaller than n)</li>

#### Other iterations:


Again:n/8 + n = 9n/8 misses(omitting matrix c)



### Total misses:

- 9n/8 \* n<sup>2</sup> = (9/8) \* n<sup>3</sup>

### **Blocked Matrix Multiplication**



## **Cache Miss Analysis**


#### Assume:

- Cache block = 64 bytes = 8 doubles
- Cache size C << n (much smaller than n)</li>
- Three blocks fit into cache: 3B<sup>2</sup> < C</p>


### **■** First (block) iteration:


- B<sup>2</sup>/8 misses for each block
- $2n/B * B^2/8 = nB/4$  (omitting matrix c)





Afterwards in cache (schematic)






# **Cache Miss Analysis**

#### Assume:

- Cache block = 64 bytes = 8 doubles
- Cache size C << n (much smaller than n)</li>
- Three blocks fit into cache: 3B<sup>2</sup> < C</p>

### Other (block) iterations:

- Same as first iteration
- 2n/B \* B<sup>2</sup>/8 = nB/4



#### Total misses:

•  $nB/4 * (n/B)^2 = n^3/(4B)$ 

### Summary

- No blocking: (9/8) \* n<sup>3</sup>
- Blocking: 1/(4B) \* n<sup>3</sup>
- If B = 8 difference is 4 \* 8 \* 9 / 8 = 36x
- If B = 16 difference is 4 \* 16 \* 9 / 8 = 72x
- Suggests largest possible block size B, but limit 3B<sup>2</sup> < C!
- Reason for dramatic difference:
  - Matrix multiplication has inherent temporal locality:
    - Input data: 3n², computation 2n³
    - Every array element used O(n) times!
  - But program has to be written properly

## **Cache-Friendly Code**

### Programmer can optimize for cache performance


- How data structures are organized
- How data are accessed
  - Nested loop structure
  - Blocking is a general technique

### All systems favor "cache-friendly code"

- Getting absolute optimum performance is very platform specific
  - Cache sizes, line sizes, associativities, etc.
- Can get most of the advantage with generic code
  - Keep working set reasonably small (temporal locality)
  - Use small strides (spatial locality)
  - Focus on inner loop code

# The Memory Mountain

Read throughput (MB/s)



**Intel Core i7** 32 KB L1 i-cache 32 KB L1 d-cache 256 KB unified L2 cache 8M unified L3 cache

All caches on-chip