



University of Washing

How Can We Go Faster? (Part 1)

• Increase the clock rate

- Moore's Law (1965)
 - Number of transistors will double about every 2 years
 - Smaller transistors → faster switching times
 - More transistors \rightarrow more complicated functionality
- Wirth's Law
 - "Software is getting slower more rapidly than hardware becomes faster."
 - Office 2007 slower on a 2007 machine than Office 2000 on a 2000 machine.
- Put multiple copies of the datapath on a single chip
 - "Multi-core processors"
 - Each core runs a different program
 - A single program may not run faster, but if you have a lot of them to run you get them all done faster
 - So why go to multi-core?





University of Washington

6

Process	Product	Frequency	Performance	Power (watts)	Voltage (volts)
130 nm	Pentium 4 (Northwood)	3.4 GHz	1342 SpecInt2K	89.0	1.525
130 nm	Pentium M (Banias)	1.0 GHz	673 SpecInt2K	7.0	1.004 ULV
90 nm	Pentium 4 (Prescott)	3.6 GHz	1734 SpecInt2K	103	1.47
90 nm	Pentium M (Dothan)	2.0 GHz	1429 Specint2K	21	1.32
65 nm	Pentium 4 (Cedarmill)	3.6 GHz	1764 SpecInt2K	86	1.33
65 nm	Core Duo (Yonah)	2.167 GHz	1721 SpecInt2K	31	1.3

Table 2: Performance and Power of Intel Microprocessors, 130 nm to 65 nm

Product	Normalized Performance	Normalized Power	EPI on 65 nm at 1.33 volts(nJ)
i486	1.0	1.0	10
Pentium	2.0	2.7	14
Pentium Pro	3.6	9	24
Pentium 4 (Willamette)	6.0	23	38
Pentium 4 (Cedarmill)	7.9	38	48
Pentium M (Dothan)	5.4	7	15
Core Duo (Yonah)	7.7	8	11

Table 3: EPI of Intel Microprocessors

http://www.intel.com/pressroom/kits/core2duo/pdf/epi-trends-final2.pdf















This is okay					
addl r0, r addl r0, r addl r3, r	1 2 — 4	•	addl r0, r1	addl r0, r2	2 addl r3, r4
⁻his isn't okay					
addl r0, r addl r1, r	1 2 —	`	addl r0, r1	addl r1, r2	2 addl r3, r4
addl r3, r	4				

Dependences

• Read-after-write (RAW)

- addl r4, r5 addl r5, r6

 - _ Also known as a "flow dependence"_ Also known as a "true dependence"

• Write-after-read (WAR)

- addl r4, r5
- addl r3, r4
 - _ Also known as an "anti-dependence"

• Write-after-write (WAW)

- irmovl \$0, r5
- irmovl \$8, r5
- _ Also known as an "output dependence"

• WAR and WAW are "false dependences"

- The dependences have to do with names, not values
- They can be eliminated by "re-writing the code"

Dependences and Pipelining

• WAW (write-after-write)

- Not a problem because all register writes happen (only) in the write stage
 - Instructions flow "in order" through the write stage

• WAR (write-after-read)

- Not a problem because:
 - register reads happen in decode stage, which precedes the write stage
 - instructions flow "in order" through those stages
 - so an earlier read has definitely happened before a later write can possibly occur

15





Forwarding Doesn't Always Work

```
• mrmovl 0(r3), r4
addl r4, r5
```

- The value in memory (to be written to r4) isn't available until too late
 - It's fetched during the same cycle that the addl needs to use the ALU to do the add

• In cases like this we have to stall the pipeline

- The unresolvable dependence is recognized during the decode stage
- The fetch and decode stages are stalled (frozen)
- A NOP instruction (a "bubble") is inserted into the pipeline behind the mrmovl
- Separating the two instructions by a NOP now allows forwarding to work
 - The addl fetches its operand from the pipe register that follows the Memory stage

19



21

Branch Prediction

- Branch prediction is the general notion of guessing what the next PC should be (after a jump has been fetched)
 - Option 1: Assume jump will not be taken
 - fetch instructions sequentially, like always
 - if the jump ends up being taken, convert the pipe registers behind the branch to represent NOPs, rather than the instructions that have been fetched
 - Note that this is okay so long as those instructions haven't yet written any registers or memory...
 - Why is this okay?
- Mis-predictions waste cycles
 - The mis-prediction penalty increases with the depth of the pipeline





Beyond Pipelines

- We have two basic choices:
 - Only one instruction may be in EX stage, no matter how long it takes it to get through there, or...
 - Let's cram instructions into EX as fast as we can
- Which should we do?
 - Reminder: We're trying to go fast...
- Putting multiple functional units in parallel is both a problem and an opportunity
- The Opportunity:
 - Hey, this is great! Why don't I just stuff a bunch of ALUs, some memory interfaces, some float units, etc. in there?
 - More hardware \rightarrow higher performance?
 - In fact, why don't I issue more than one instruction per cycle?!!!
 - "multi-issue" \rightarrow NOT part of today's material, but not far from it

Multiple Functional Units

- In order execution leads to under-utilization of hardware
- Parallel execution → out of order execution / completion
 - Time per stage is not a constant
 - » Structural hazards are possible
 - FP divide takes many cycles, and is not pipelined

25

- May need to write more than one register in a cycle
- Out of order execution
 - RAW dependences may be longer



University of Washing

Renaming: Using Java as an Example

```
String name = getName( id0 );
String printStr = id0 + ": " + name;
name = getName( id1 );
printStr = id1 + ": " + name;
String name = getName( id0 );
String printStr = id0 + ": " + name;
name = getName( id1 );
printStr = id1 + ": " + name;
```



<section-header><code-block><code-block><code-block><code-block><code-block></code></code></code></code></code>



Final Observations The ISA is a logical specification There are direct implementations, but... There's no reason the implementation has to correspond directly to the simple logical view provided by the ISA Any implementation that gets results equal to what the ISA promises is correct "Multi-core" is visible to programs Moreover, programs have to be (re)written to take advantage of them Clever implementations of a fixed ISA are not visible to programs Old programs still work Programs compiled a while ago probably run faster on newer implementations, but... Compilers may be aware of some aspects of implementation, and adjust the code they generate accordingly E.g., the compiler may understand the branch prediction algorithm, and try to generate code that tends to minimize the mis-prediction rate

29