

CSE 311 Foundations of Computing I

Lecture 24

FSM Limits, Connection to Circuits
Spring 2013

1

Announcements


- Reading assignments
 - 7th Edition, Section 13.4
 - 6th Edition, Section 12.4
- Homework 7 due today
- Homework 8 out Friday, due Friday, June 7
- Final exam, Monday June 10. Room TBA. Study materials out Friday/Monday.

2

Last lecture highlights

- NFAs from Regular Expressions


$(01 \cup 1)^*0$



3



Last lecture highlights

- “Subset construction”: NFA to DFA





4

1 in third position from end



5

Redrawing



6

DFA \equiv Regular Expressions

We have shown how to build an optimal DFA for every regular expression

- Build NFA
- Convert NFA to DFA using subset construction
- Minimize resulting DFA

Theorem: A language is recognized by a DFA iff it has a regular expression

7


Generalized NFAs

- Like NFAs but allow
 - Parallel edges
 - Regular Expressions as edge labels
 - NFAs already have edges labeled λ or a
- An edge labeled by **A** can be followed by reading a string of input chars that is in the language represented by **A**
- A string x is accepted iff there is a path from start to final state labeled by a regular expression whose language contains x


8

Starting from NFA

- Add new start state and final state



- Then eliminate original states one by one, keeping the same language, until it looks like:




- Final regular expression will be **A**


9

Only two simplification rules:

- **Rule 1:** For any two states q_1 and q_2 with parallel edges (possibly $q_1=q_2$), replace



- **Rule 2:** Eliminate non-start/final state q_3 by replacing all




for every pair of states q_1, q_2 (even if $q_1=q_2$)

10

Converting an NFA to a regular expression

- Consider the DFA for the mod 3 sum
 - Accept strings from $\{0,1,2\}^*$ where the digits mod 3 sum of the digits is 0




11

Splicing out a node

- Label edges with regular expressions

$t_0 \rightarrow t_1 \rightarrow t_0$: 10^*2
 $t_0 \rightarrow t_1 \rightarrow t_2$: 10^*1
 $t_2 \rightarrow t_1 \rightarrow t_0$: 20^*2
 $t_2 \rightarrow t_1 \rightarrow t_2$: 20^*1




12

Finite Automaton without t_1

$R_1: 0 \cup 10^*2$
 $R_2: 2 \cup 10^*1$
 $R_3: 1 \cup 20^*2$
 $R_4: 0 \cup 20^*1$

$R_5: R_1 \cup R_2 R_4^* R_3$

Final regular expression:
 $(0 \cup 10^*2 \cup (2 \cup 10^*1)(0 \cup 20^*1)^*(1 \cup 20^*2))^*$



13

What can Finite State Machines do?

- We've seen how we can get DFAs to recognize all regular languages
- What about some other languages we can generate with CFGs?
 - $\{0^n 1^n : n \geq 0\}$?
 - Binary Palindromes?
 - Strings of Balanced Parentheses?

14

$A = \{0^n 1^n : n \geq 0\}$ cannot be recognized by any DFA

Consider the infinite set of strings

$S = \{\lambda, 0, 00, 000, 0000, \dots\}$

Claim: No two strings in S can end at the same state of any DFA for A

Proof: Suppose $n \neq m$ and 0^n and 0^m end at the same state p .

Since $0^n 1^n$ is in A , following 1^n after state p must lead to a final state.

But then the DFA would accept $0^m 1^n$

which is a contradiction to the DFA recognizing A . \square

Given claim, the # of states of any DFA for A must be $\geq |S|$ which is not finite, which is impossible for a DFA.

15

The set B of binary palindromes cannot be recognized by any DFA

Consider the infinite set of strings

$S = \{\lambda, 0, 00, 000, 0000, \dots\} = \{0^n : n \geq 0\}$

Claim: No two strings in S can end at the same state of any DFA for B

Proof: Suppose $n \neq m$ and 0^n and 0^m end at the same state p .

Since $0^n 10^n$ is in B , following 10^n after state p must lead to a final state.

But then the DFA would accept $0^m 10^n$ which is not in B and is a contradiction since the DFA recognizes B . \square

Given claim, the # of states of any DFA for A must be $\geq |S|$ which is not finite, which is impossible for a DFA.

16


The set P of strings of balanced parentheses cannot be recognized by any DFA

- What infinite set of simple strings can we choose that all must go to different states?
- For each pair of strings in this set what common extension should we choose that shows that they can't go to the same state?

17

FSMs in Hardware


- Encode the states in binary: e.g. states 0,1,2,3 represented as 000,100, 010,001, or as 00,01,10,11.
- Encode the input symbols as binary signals
- Encode the outputs possible as binary signals
- Build combinational logic circuit to compute transition function:



18


FSMs in Hardware

- Combine with sequential logic for
 - Registers to store bits of state
 - Clock pulse
- At start of clock pulse, current state bits from registers and input signals are released to the circuit
- At end of clock pulse, output bits are produced and next state bits are stored back in the same registers



19


Example: 1-bit Full Adder



20

FSM for binary addition


- Assume that the two integers are $a_{n-1}...a_2a_1a_0$ and $b_{n-1}...b_2b_1b_0$ and bits arrive together as $[a_0, b_0]$ then $[a_1, b_1]$ etc.



21

FSM for binary addition using output on edges

- Assume that the two integers are $a_{n-1}...a_2a_1a_0$ and $b_{n-1}...b_2b_1b_0$ and bits arrive together as $[a_0, b_0]$ then $[a_1, b_1]$ etc.




22

FSMs without sequential logic

- What if the entire input bit-strings are available at all once at the start?
 - E.g. 64-bit binary addition
- Don't want to wait for 64 clock cycles to compute the output!
- Suppose all input strings have length n
 - Can chain together n copies of the state transition circuit as one big combinational logic circuit

23

A 2-bit ripple-carry adder



24

Problem with Chaining Transition Circuits

- Resulting Boolean circuit is “deep”
- There is a small delay at each gate in a Boolean circuit
 - The clock pulse has to be long enough so that all combinational logic circuits can be evaluated during a single pulse
 - Deep circuits mean slow clock.

25

Carry-Look-Ahead Adder

Compute generate $G_i = a_i \wedge b_i$ [1,1]
 propagate $P_i = a_i \oplus b_i$ [0,1],[1,0]

These determine transition and output functions

- Carry $C_i = G_i \vee (P_i \wedge C_{i-1})$ also written $C_i = G_i + P_i C_{i-1}$
- Sum $S_i = P_i \oplus C_{i-1}$

Unwinding, we get

$$\begin{aligned} C_0 &= G_0 & C_1 &= G_1 + G_0 P_1 & C_2 &= G_2 + G_1 P_2 + G_0 P_1 P_2 \\ C_3 &= G_3 + G_2 P_3 + G_1 P_2 P_3 + G_0 P_1 P_2 P_3 \\ C_4 &= G_4 + G_3 P_4 + G_2 P_3 P_4 + G_1 P_2 P_3 P_4 + G_0 P_1 P_2 P_3 P_4 \\ &\text{etc.} \end{aligned}$$

26

Carry-Look-Ahead Adder

Compute all generate $G_i = a_i \wedge b_i$ [1,1]
 propagate $P_i = a_i \oplus b_i$ [0,1],[1,0]

Then compute all:

$$\begin{aligned} C_0 &= G_0 & C_1 &= G_1 + G_0 P_1 & C_2 &= G_2 + G_1 P_2 + G_0 P_1 P_2 \\ C_3 &= G_3 + G_2 P_3 + G_1 P_2 P_3 + G_0 P_1 P_2 P_3 \\ C_4 &= G_4 + G_3 P_4 + G_2 P_3 P_4 + G_1 P_2 P_3 P_4 + G_0 P_1 P_2 P_3 P_4 & \text{etc.} \end{aligned}$$

Finally, use these to compute

$$\begin{aligned} \text{Sum}_0 &= P_0 & \text{Sum}_1 &= P_1 \oplus C_0 & \text{Sum}_2 &= P_2 \oplus C_1 \\ \text{Sum}_3 &= P_3 \oplus C_2 & \text{Sum}_4 &= P_4 \oplus C_3 & \text{Sum}_5 &= P_5 \oplus C_4 \text{ etc} \end{aligned}$$

If all C_i are computed using 2-level logic, total depth is 6.

27

Smaller Fast Adders?

Carry-look-ahead circuit for carry C_{n-1}
 has $2 + 3 + \dots + n = (n+2)(n-1)/2$ gates

- a lot more than ripple-carry adder circuit.

Can do this with roughly $2 \log_2 n$ depth and linear size using ideas from DFAs

28

Speed things up but stay small?

- To go faster, work on both 1st half and 2nd half of the input at once
 - How can you determine action of FSM on 2nd half without knowing state reached after reading 1st half?


$b_1 b_2 \dots b_{n/2} \uparrow b_{n/2+1} \dots b_{n-1} b_n$
what state?

- Idea: Figure out what happens in 2nd half for *all* possible values of the middle state at once


29

Transition Function Composition

State	0	1
s_0	s_0	s_1
s_1	s_0	s_2
s_2	s_0	s_3
s_3	s_3	s_3



Transition table gives a function for each input symbol



State reached on input $b_1 \dots b_n$ is

$$f_{b_n}(f_{b_{n-1}} \dots (f_{b_2}(f_{b_1}(\text{start}))) \dots) = f_{b_n} \circ f_{b_{n-1}} \dots \circ f_{b_2} \circ f_{b_1}(\text{start})$$


30

Transition Function Composition


Constant size 2-level
Boolean logic to
convert input symbol to
bits for transition function



compute composition of
two transition functions



Total depth $2 \log_2 n$
and size $\approx n$



31

Computing all the values

- We need to compute all of

$$\begin{aligned}
 &f_{b_7} \circ f_{b_6} \circ f_{b_5} \circ f_{b_4} \circ f_{b_3} \circ f_{b_2} \circ f_{b_1} \circ f_{b_0} && \text{Already computed} \\
 &f_{b_6} \circ f_{b_5} \circ f_{b_4} \circ f_{b_3} \circ f_{b_2} \circ f_{b_1} \circ f_{b_0} && = f_{b_6} \circ (f_{b_5} \circ f_{b_4}) \circ (f_{b_3} \circ f_{b_2} \circ f_{b_1} \circ f_{b_0}) \\
 &f_{b_5} \circ f_{b_4} \circ f_{b_3} \circ f_{b_2} \circ f_{b_1} \circ f_{b_0} && = (f_{b_5} \circ f_{b_4}) \circ (f_{b_3} \circ f_{b_2} \circ f_{b_1} \circ f_{b_0}) \\
 &f_{b_4} \circ f_{b_3} \circ f_{b_2} \circ f_{b_1} \circ f_{b_0} && = f_{b_4} \circ (f_{b_3} \circ f_{b_2} \circ f_{b_1} \circ f_{b_0}) \\
 &f_{b_3} \circ f_{b_2} \circ f_{b_1} \circ f_{b_0} && \text{Already computed} \\
 &f_{b_2} \circ f_{b_1} \circ f_{b_0} && = f_{b_2} \circ (f_{b_1} \circ f_{b_0}) \\
 &f_{b_1} \circ f_{b_0} && \text{Already computed} \\
 &f_{b_0} && \text{Already computed}
 \end{aligned}$$


32

Parallel Prefix Circuit

- The general way of doing this efficiently is called a parallel prefix circuit
 - Designed and analyzed by Michael Fischer and Richard Ladner (University of Washington)
- Uses an adder composition operation that sets $G'' = G' + G P'$ and $P'' = P' P$
 - we just show it for the part for computing P'' which is a Parallel Prefix AND Circuit

33

The Parallel Prefix AND Circuit



34

Parallel Prefix Adder

- Circuit depth $2 \log_2 n$
Circuit size $4 n \log_2 n$
- Can get linear size if depth goes to $2 \log_2 n + 2$
- Actual adder circuits in hardware use combinations of these ideas and more but this gives the basics
- Nice overview of adder circuits at <http://www.aoki.ecei.tohoku.ac.jp/arith/mg/algorithm.html>

35