

















Problem with Chaining Transition Circuits

- Resulting Boolean circuit is "deep"
- There is a small delay at each gate in a Boolean circuit
 - The clock pulse has to be long enough so that all combinational logic circuits can be evaluated during a single pulse

CSE 311

- Deep circuits mean slow clock.

Autumn 2011





















Parallel Prefix Adder

- Circuit depth 2 log₂ n
- Circuit size 4 n log₂ n

Autumn 2011

- Actual adder circuits in hardware use combinations of these ideas and more but this gives the basics
- Nice overview of adder circuits at http://www.aoki.ecei.tohoku.ac.jp/arith/mg/algorithm.html

CSE 311