









#### make

- make : a utility for automatically compiling ("building") executables and libraries from source code.
  - a very basic compilation manager
  - often used for C programs, but not language-specific
  - primitive, but still widely used due to familiarity, simplicity
  - similar programs: ant, maven, IDEs (Eclipse), ...
- · makefile : A script file that defines rules for what must be
  - compiled and how to compile it.
     makefiles describe which files depend on which others, and how to create / compile / build / update each file in the system as needed.
  - The basic idea is to compare file modification dates and to rebuild any file A dependent on another file B that has changed more recently than A

## Makefile rule syntax

target: sourcel source2 ... sourceN command command ...

#### Example:

```
myprogram: file1.c file2.c file3.c
gcc -o myprogram file1.c file2.c file3.c
```

 The command line must be indented by a single tab
 not by spaces; NOT BY SPACES! SPACES WILL NOT WORK!

# Running make

- \$ make target
- uses the file named Makefile in current directory
- finds rule in Makefile for building target
  - if the target file does not exist, or if it is older than any of its sources, its commands will be executed
- variations:
  - \$ make
  - builds the first target in the Makefile
  - \$ make -f makefilename
  - \$ make -f makefilename target
  - uses a makefile other than Makefile

## Rules with no sources

#### clean:

```
rm file1.o file2.o file3.o myprog
```

- make assumes that a rule's command will build or create its target
  - but if your rule does not actually create its target, the target will still not exist the next time, so the rule will always execute (clean above)
  - make clean is a convention for removing all compiled files (but not source or header files!)

### Rules with no commands

```
all: myprog myprog2
```

```
myprog: file1.0 file2.0 file3.0
gcc -g -Wall -o myprog file1.0 file2.0 file3.0
```

myprog2: file4.c

```
gcc -g -Wall -o myprog2 file4.c
```

• • •

- all rule has no commands, but depends on myprog and myprog2
  - make all ensures that myprog, myprog2 are up to date
     all rule often put first, so that typing make will build
    - everything

```
Variables

NAME = value (declare)

$(NAME) (use)

OBJFILES = file1.0 file2.0 file3.0

PROGRAM = myprog

$(PROGRAM): $(OBJFILES)

gcc -g -Wall -0 $(PROGRAM) $(OBJFILES)

clean:

rm $(OBJFILES) $(PROGRAM)

• variables make it easier to change one option throughout the file

- also makes the makefile more reusable for another project
```

# More variables

\$ (PROGRAM) : \$ (OBJFILES) \$ (CC) \$ (CCFLAGS) -o \$ (PROGRAM) \$ (OBJFILES)

- variables can be conditional (ifdef above)
- many makefiles create variables for the compiler, flags, etc.
   this can be overkill, but you will see it "out there"

# Special variables include

\$@ the current target file \$^ all sources listed for the current target \$< the first (left-most) source for the current target</pre>

myprog: file1.o file2.o file3.o
gcc \$(CCFLAGS) -o \$@ \$^

file1.o: file1.c file1.h file2.h
 gcc \$(CCFLAGS) -c \$<</pre>

# Auto-conversions

 Rather than specifying individually how to convert every .c file into its corresponding .o file, you can set up an implicit target:

- # conversion from .c to .o
- .c.o:
- gcc \$(CCFLAGS) -c \$<
- "To create filename.o from filename.c, run gcc -g -Wall -c filename.c"
- For making an executable (no extension), simply write .c :
   .c:

gcc \$(CCFLAGS) -o \$@ \$<

· Related rule: .SUFFIXES (what extensions can be used)

# Dependency generation

- You can make gcc figure out dependencies for you:
  - \$ gcc -M filename
  - instead of compiling, outputs a list of dependencies for the given file
  - \$ gcc -MM filename
  - similar to -M, but omits any internal system libraries (preferred)
- Example:
  - \$ gcc -MM linkedlist.c
  - linkedlist.o: linkedlist.c linkedlist.h util.h
- · related command: makedepend



