







LOW LEVEL DIGITAL LOGIC

LOGIC GATES

PERFORMS BOOLEAN FUNCTIONS

- NOT 
- AND 
- OR 
- NOR 
- NAND 
- XOR 



LOGIC GATES

DATA STORAGE

- FWP FLOP
- LATCHES
- REGISTERS

FLOW CONTROL

- BUFFERS
- TRI-STATE BUFFERS
- MULTIPLEXOR
- DEMULTIPLEXOR




3

Arithmetic Logic

ALU -

Circuit designed to perform an arithmetic operation. Part of most programmable computers.



Can be as simple or complex as required.

ALU Con't

- Partitioned arithmetic to increase performance
Multiple ALUs
- Pipeline to increase performance
- Vector ALU - perform same operation on multiple pieces of data.

Specialized Hardware

- Adders
- Multipliers
- Dividers

SEQUENTIAL LOGIC



MEMORY / STATE / REGISTERS

FEEDBACK

CLOCKED LOGIC

SYNCHRONIZATION

CLOCKED LOGIC




LOCKSTEP DESIGN
SIMPLIFIES THE DESIGN




↖ A = D LATCH

SYNCHRONIZATION




ACT ON EITHER EDGE OR ON/OFF




⑧

STATE MACHINE




REGISTER SETS



②

MICROPROCESSORS



IMPORTANT ASPECTS OF DATA PATHS + CONTROL

- speeds - big differences in relative speed
- address sizes
- parallelism
- power consumption, materials
- error control
- cost

W.P.'S VS. OTHER METHODS

- APPLICATIONS (COMPLEXITY)
- PROGRAMMABILITY + TOOLS
- COST
- RELIABILITY
- OFF-THE-SHELF VS. CUSTOM

Basic Digital Design Review

Simple Error Detection code generation: Sum of bits



PACKET = <DATA> <BITS>
 [7:0] [3:0]


Software Solution



```

Packet BITS(unsigned DATA) {
    packet.DATA = DATA;
    bits = 0;
    while (DATA) {
        if (DATA & 0x1) bits++;
        DATA = DATA >> 1;
    }
    packet.bits = bits;
    return (packet);
}
    
```


How Solution



```

CODE
{
  SEND (DATA)
}
    
```

What does the How BTS look like?



DEC	BIN	
0	00000000	0
1	00000001	1
2	00000010	2
3	00000011	1
4	00000100	2
...
254	11111110	?
255	11111111	?

ADDRESS
DATA


1k bit FROM - COST
 1 level - PERFORMANCE
 ↓
 fraction of time too!

Design challenge - using only memories - who has a clue?

- 2 min cost groups
- 2 min level groups < 500 bits

- Total Cost
- Total Performance


LOW COST



$$\begin{array}{r}
 4 \\
 16 \\
 16 \\
 24 \\
 24 \\
 16 \\
 \hline
 86 \\
 \hline
 120 \text{ bits}
 \end{array}$$

0	0	→	0		0
0	1	→	0		1
1	0	→	0		1
1	1	→	1		0


(15)



$$16 + 16 + 256 = 288$$

My Solutions

MIN COST SERIAL SOLUTION (for SW for inspiration)




total it up COST = 270

Ref = 7 levels (serial/line)
(linear)


Compromise solution Binary Tree.



COST = 374
 Ref = 3 levels (\log_2)



Timing




clock has no physical effect on our circuit but we use it to mark time:

1. In what clock cycle does something happen
2. when in clock cycle does something happen

for combinational logic:

given input availability relative to rising edge:

specify output availability by cycle such that following is satisfied for each path:



EXAMPLE N=2

SLOW CASES

$$T_{input} + T_{path} + T_{SU} < NT_{clock}$$

FAST CASES

$$T_{input} + T_{path} > T_H$$

Functional Analysis

Define Cycle-0 as rising edge when $DATA_{in} \neq DATA$

- clear TESTS
- load new DATA
- load TMP for shifting

Cycle-1

if (tmp[0?])
Bits = Bits + 1;

tmp = tmp >> 1

(Packet is stable after $N = 8$ cycles
Cycle-N - same as cycle-1

System will self reset when DATA changes



Timing $N = 8$, make sure that
Packet is stable on last-rising edge ($tmp = 00000001$;
and check "internal timings" to make
sure inputs to registers are stable at
the ~~time~~ every rising edge.

Sequential Implementation

what is the point? How Router (SW)!


recall serial version

↓
FIR for
multiplication



Behaves
exactly like
combinational logic

TIMING ANALYSIS



check internal paths:

① DATA IN \rightarrow FIRST BITS

$$T_{DATA IN} + T_{MUX} + T_{RSU} < T_{clock}$$

↓
pre-specified! $T_{DATA IN} + T_{MUX} > T_{MUX}$

② $T_{DATA IN} + T_{SU} < T_{clock}$ and
 $T_{DATA IN} > T_H$

③ $T_p + T_{inc} + T_{SU} < T_{clock}$ (from T_{S1b} to T_{S1b})
no HOLD EQUATION

④ from T_{MUX} to T_{S1b}
 $T_p + T_{inc}^* + T_{SU} < T_{clock}$

⑤ Register to Output
 $T_p + T_o < T_{clock}$ output timing constraint
 $T_p > T_{oH}$ Hold constraint

(27)

Typical Digital Design Flow

Logical

functional spec



Behavioral model
Test + sim



RTL Model
Performance, Test Gen



Synthesis



Timing Analysis

Physical

design
Planning




Floorplanning



Placement



routing



Tools/Details are App/Arch dependent

