

Lecture Notes for Week 2

Thomas Issues

- Productivity Crisis
 - Timing
- } → Recommends Route and "COT" Approach to Systems Houses

I say - Productivity Crisis

not new (Moore's Law)


but there is a new aspect to it:

VLSI is now an N-company problem

Timing presents new challenges in the handoff between Systems Houses and Foundries (ASIC vendor)

Historical Perspective

(IC) VLSI is a lithographic process - need masks (optical) to make geometrical patterns on a silicon surface




original Design methodology: exacto knife
on Ruby lith
let to productivity Crisis (P.C.)

Solution: Add Computer Drawn Layout:




Designers could create more polygons than could be practically verified for physical design rules and adherence to the desired circuit schematic (light Table)

Solution: Add DRC (Design Rule checking) and LVS (Layout versus Schematic comparison)



Next bottleneck: Need to verify schematics through simulation at detailed level


(Spice w/ parasitics) and at abstract levels (Logic, Switch level)



Solution: Add Spice, parasitic (R,C) extraction from layout, logic and switch simulation.




up until this point, IC design is mainly a 1-company problem: eg. TI owns fab, Design SW, and performs all design tests. Systems companies use standard parts such as memories, processors, small packages of gate, programmable logic devices, etc.



next lotta wct: too many individual transistors to design separately. And physical design too complex

Solution: Reuse — design blocks as cell libraries design skill as place and route technologies




At this time, systems houses want "Application specific" IC's. Fabs too expensive to be "Captive" need to market too many customers →

Solution: The ASIC Vendor Business Model
 System house: Perform logic design (front end)
 ASIC vendor: Provide cell library and Physical Design Services.




— Now it becomes a 2 party problem —






Next Productivity Bottleneck: too many calls
 need to specify function at a higher level and
 synthesize at netlist :

Solution: Logic Synthesis Algorithms and
 Hardware Description Languages (HDL's)
 Result is the mature ASIC Business Model + Design
 Process.
 (See attached Flow Diagram)



NEXT PROBLEM: NO systems company / or ASIC
 vendor has enough IP to fill existing
 die area: need to use outside IP.
 becomes N-party problem



second source

Sys must
 choose:
 Do physical
 integration or
 leave it to
 FAB?

MARKET

SPIC

PARTITIONING ARCHITECTURE

TOP LEVEL SCHEM

BLOCK DESIGN

RTL (HDL), SCHEM

SYNTHESIS

NETLIST

Floorplanning

Physical Design

Placement

Allocations
Est. Parasitic (RC)

Routing

GDSII
Extracted
PARASITICS (RC)

FAB

①②③ } major iterations

To Partition consider:

- 1) Systems House wants to develop and protect IP
- 2) fab wants to make access to its tech. easy
- 3) simple handoff
- 4) few iterations

So cut between netlist and floorplanning (logical/physical).

Standard ASIC MODEL

Functional (Timing) Verification

Library

Physical Verification DEL. LVS

①

③

②

(RC)

CONSTRAINTS EST

EST

EXTRACT

views

views


Problem 2

Timing Problem: increase % path delay due to wires instead of gates

Exercise

	Capacitance	Resistance	w	H	D	
Tech 1	199 f/mm ²	57 af/mm	.06	2	.5	2
Tech 2	179 f/mm ²	76 af/mm	.072	1	1	1

given $5 \text{ mm} \times W$ wires, with one minimum distance (D) neighbor determine



$$\epsilon_c = 3.45 \text{ F/m}$$


$$\epsilon_r = 3.9$$

$$C_{TOT} = (W \times L) C_a + 2L C_f + \frac{A}{D} \epsilon_0 \epsilon_r$$

for Tech 1: $C_{TOT} = 9.2 \text{ F} \times 10^{-13} \text{ F}$ $R = 150 \Omega$ so $RC = 138 \text{ ps}$

for Tech 2: $C_{TOT} = 1.6 \times 10^{-12} \text{ F}$ $R = 350 \Omega$ so $RC = \underline{560 \text{ ps}}$

$RC = \text{time for}$



$RC = \text{time for } V_0 \text{ to reach } .63 V_{DD} \text{ after } t=0, \text{ for step function input}$

Actual driver is not a step function

for Tech 1: Rise time = 650 ps

for Tech 2: Rise time = 150 ps

See spice simulations attached to compare net delay to switching time (intrinsic or "gate" delay).

	gate	net	% net
Tech 1	650 ps	87 ps	
Tech 2	150 ps	316 ps	

Other observations from spice simulations

1. in Tech 1: distributed net model is about 8% - 10% ~~more~~ faster than lumped net model. So use lumped and have a good margin!



- but in Tech 2: distributed is about 50% faster than lumped: too much need detailed net model for accurate timing!

2. Coupling is significant in Tech 2 (~30%) but is negligible in Tech 1!

conclusion: no longer feasible to
divide between logical and
physical Design ("ASIC HANDOFF")

System Houses must choose:

Do it all, or farm it out:
risk "Hollowing" out.

COT: System House responsible for
library + Tools, fab only
contracts out raw foundry
access.