





TOP




Xilinx Corporation 2100 Logic Drive San Jose, CA 95124 Date Last Modified: 1/17/0	Project: VGA/CAM Macro: TOP Date: 5/14/99
--	---









```

1:
2: // This module takes pixel values from the FIFO and writes the top left
3: // 256x256 pixels into the VGA memory space. We throw away the pixels
4: // outside this 256x256 area
5: // Memory asserts BUSY when it can't do the write - we repeat the write
6: // until BUSY is not asserted
7:
8: module camera_test (Clk, Empty, Fst, Busy, addr_low, addr_high, Write, RE, frameEnd);
9:
10: input Clk ;
11: input Empty ;
12: input Fst ;                                // frame start signal from the camera
13: input Busy ;                             // busy signal from memory
14: output [7:0] addr_low ; // address to memory
15: output [7:0] addr_high;
16: output Write ;                            // write signal to memory
17: output RE ;                               // Read signal to FIFO - move to the next entry
18: output frameEnd ;                      // Signals that we've reached the end of the frame
19:
20: reg [8:0] hcnt, next_hcnt;           //horizontal pixel counter
21: reg [8:0] vcnt, next_vcnt;          //vertical line counter
22: reg Write, RE;
23: parameter LINESIZE = 351;           // Length of a line from the camera
24:
25: assign addr_low = {hcnt[7:0]};
26: assign addr_high = {vcnt[7:0]};
27:
28: wire inlImage;
29: assign inlImage = hcnt < 256 && vcnt < 256;
30:
31: assign frameEnd = (vcnt == 256); // End of frame when we get to the 256th row
32:
33: always @ (posedge Clk) begin
34:   if (Fst) begin                         // We reset everything on Fst
35:     hcnt <= 0;
36:     vcnt <= 0;
37:   end else begin
38:     hcnt <= next_hcnt;
39:     vcnt <= next_vcnt;
40:   end
41: end
42:
43: always @ (hcnt or vcnt or inlImage or Fst or Busy or Empty) begin
44:   Write = 0;                           // Default values
45:   RE = 0;
46:   next_hcnt = hcnt;
47:   next_vcnt = vcnt;
48:
49:   if (!Fst) begin // frame reset signal
50:
51:   // If the FIFO has something, and we are in the image, write to memory
52:   if(!Empty && inlImage) Write = 1;
53:
54:   // If we had a pixel and memory was not busy, or we were not in the image, go on to next pixel
55:   if (!Empty && (!Busy || !(inlImage))) begin
56:     RE = 1;
57:     next_hcnt = hcnt + 1;
58:     if(hcnt >= LINESIZE) begin           // if we are at the end of the line
59:       next_hcnt = 0;                   // on to next row
60:     next_vcnt = vcnt + 1;
61:   end
62: end
63: end
64: end
65:
66: endmodule
67:
68:
69:
70:
71:
```

```

1: // This module assigns a memory bank to the camera and the monitor
2: // When the camera reaches the end of a frame, it is switched to
3: // the next frame and the next time the monitor gets to the end of
4: // a frame, it is switched to the next frame. Since the monitor runs
5: // faster than the camera, it will display the same bank for multiple
6: // frames.
7:
8: module bankselect (clk, cameraFrame, monitorFrame, cameraBank, monitorBank) ;
9:
10: input cameraFrame ;           // Goes high when camera has finished a frame
11: input monitorFrame ;        // Goes high when monitor has finished a frame
12: input clk ;
13: output [1:0] cameraBank ; // Bank address used by the camera to store a frame
14: output [1:0] monitorBank ;// Bank address used by the monitor
15: reg [1:0] cameraBank ;
16: reg [1:0] monitorBank ;
17: reg [1:0] previousCameraBank ; // Monitor uses the previous camera frame
18:
19: reg nextCameraBank ; // Control signal that loads cameraBank with next value
20: reg nextMonitorBank ; // Control signal that loads monitorBank with next value
21:
22: // State register and state assignments
23: reg [1:0] state, nextState;
24: parameter cameraWait = 0, cameraDone = 1,
25:           monitorWait = 2, monitorDone = 3;
26:
27: // Note that the state machine has no reset - it is self starting
28: // Note that we do not use delayed assignment when using previousCameraBank
29: // If we change the value in the first if statement, we want to use the new
30: // value in the second if. (Currently this never happens because nextCameraBank
31: // and nextMonitorBank are never asserted at the same time.)
32: always @(posedge clk) begin
33:     state <= nextState;
34:     if (nextCameraBank) begin
35:         previousCameraBank = cameraBank;           // Save current camera bank
36:         cameraBank <= cameraBank + 1;             // Move to next bank
37:     end
38:     if (nextMonitorBank)
39:         monitorBank = previousCameraBank;        // Move to next bank
40: end
41:
42: always @(state or cameraFrame or monitorFrame) begin
43:     // Default values for outputs
44:     nextMonitorBank = 0;
45:     nextCameraBank = 0;
46:     nextState = state;                      // Stay in the same state by default
47:
48:     case (state)
49:         // Wait for camera to get to the end of a frame
50:         // We don't come to this state until cameraFrame is turned off
51:         cameraWait: begin
52:             if (cameraFrame) begin
53:                 nextState = cameraDone;
54:                 nextCameraBank = 1;                // Go to the next camera bank
55:             end
56:         end
57:         // Camera is at the end of a frame
58:         cameraDone: begin
59:             if (!cameraFrame) nextState = monitorWait;
60:             else if (monitorFrame) begin
61:                 nextState = monitorDone;
62:                 nextMonitorBank = 1;
63:             end
64:         end
65:         // Camera has started a new frame but we are still waiting for the monitor
66:         // to finish so we can move it along
67:         monitorWait: begin
68:             if (monitorFrame) begin
69:                 nextState = cameraWait;          // we know cameraFrame = 0
70:                 nextMonitorBank = 1;
71:             end
72:         end

```

```
1: module MemControl (ReadA, ReadB, WriteB, BusyB, PortSelect, WRITE_L) ;
2:
3: input ReadA ;           // Port A Read request
4: input ReadB ;           // Port B Read request
5: input WriteB ;          // Port B Write request
6: output BusyB ;          // Port B request is not performed
7: output PortSelect ;     // Selects Port A or B to perform request
8: output WRITE_L ;        // Write control to memory
9:
10: // This module does the arbitration between the two memory ports,
11: //   an A port, which only supports reads,
12: //   and a B port which supports both reads and writes.
13: // A request is made by asserting Read or Write along with the Address
14: //   (and Data if it is a Write request).
15: // The Busy signal is output on the same cycle as the request is made.
16: // If Busy is not asserted, then the request will be performed.
17: // Read data is returned on the *next* cycle after the request.
18: // A new request may be made on every cycle.
19: // Port A has priority over Port B: i.e. Port A can never be Busy.
20: // Reading Port B is the default operation even if not requested, so
21: // it doesn't have to be requested. (This reduces the hardware at the
22: // expense of increased power)
23:
24: assign BusyB = (ReadA);           // Port A overwrites Port B
25: assign PortSelect = !BusyB;       // Select PortB if it is not Busy
26: assign WRITE_L = !(WriteB && !BusyB); // Write if Port B requests and is not Busy
27:
28: endmodule
```

```
1: module syncgen (hcnt, vcnt, hsync, vsync) ;
2:
3: input [9:0] hcnt ;
4: input [9:1] vcnt ;           // Bit 0 is a don't care, so we have to leave it out
5: output hsync ;
6: output vsync ;
7:
8: // This module defines when the horizontal sync and vertical sync are asserted
9: // By asserting these syncs in the middle of the blank region, we are in effect
10: // centering the image displayed on the screen
11: // The horizontal count goes to 759
12: // The vertical count goes to 527
13:
14: // There is a vile bug in the synthesis tools which throws away individual bits in
15: // busses attached to pins that are not used. Xilinx says the bug is being fixed
16: // but for now we have to work around it
17:
18: assign hsync = !((hcnt>=582)&&(hcnt<=674));    // These are magic numbers!
19: //assign vsync = !(vcnt>=490)&&(vcnt<=491);
20: assign vsync = !(vcnt==245);                      // A hack to avoid the synthesis bug
21:
22: endmodule
23:
```

```
1: module BlankPixel (DataIn, blank, DataOut);  
2:  
3:   input [7:0] DataIn;  
4:   input blank;  
5:   output [7:0] DataOut;  
6:  
7:   // This passes the data from input to output, setting it to  
8:   // zero if blank is asserted  
9:  
10:  assign DataOut = (blank ? 0 : DataIn);  
11:  
12: endmodule
```

```
73: // Both the camera and monitor have finished their frames and have
74: // moved to the next bank.
75: // We need to wait for the camera to deassert cameraFrame
76: monitorDone: begin
77:             if (!cameraFrame) nextState = cameraWait;
78:         end
79:     endcase
80: end
81: endmodule
```