Our Questions about Tomasulo

- Questions about Tomasulo’s Algorithm
  - Is it optimal (can always produce the wisest instruction execution stream)?
  - Is there any room for improvement if it is not optimal?
  - Is it a wise trade-off between time and complexity?

- Related work
  - A lot of study on its correctness
  - Some tests on its performance under different implementation details
  - Few theoretical analysis of its performance
Our Approach

- **Our approach**
  - Build up mathematical models for formal proof or find counterexamples for disproof

- **Features of our approach**
  - Making comparison with a reference system – Data Driven System – which can produce all possible instruction execution orders without violating data dependences.
  - Introducing **time description variables** into the model to record the finish time of each instruction
  - Examining the problem under **a group of ideal assumptions** first, and then drop them one by one.
Our Result

- Unlimited hardware resources, no delay, only calculations – optimal 😊
- With transmission delay – optimal 😊
- With limited instruction window – optimal 😊
- With Load/Store – not optimal 😞 IMPROVEMENT
- With limited hardware resources – not optimal 😞 IMPROVEMENT
- Issue one instruction per cycle – not optimal 😞
Assumptions for all of the Models

- Register renaming in both systems – no WAR, WAW
- No jump, no branch
- Instruction misses fully hidden
- Fixed-point function units are regarded just as another kind of units like floating-point adder and floating-point multiplier
Our Result

- **Unlimited hardware resources, no delay** – optimal 😊
- With transmission delay – optimal 😊
- With limited instruction window – optimal 😊
- With Load/Store – not optimal 😞
- With limited hardware resources – not optimal 😞
- Issue one instruction per cycle – not optimal 😞
Model I – Utopia Model

DATA DRIVEN SYSTEM

I1  ADD R1, R2, R3
I2  MUL R2, R5, R6
I3  SUB R8, R4, R8
I4  ADD R2, R1, R8
I5  DIV R4, R1, R7
I6  ADD R1, R1, R2
I7  SUB R2, R2, R4

[...]


I1  I2  I3  I4  I5  I6  I7  END

+  MAY  optime  waitTime

2  2  2  2  20  2  24
Model I – Utopia Model

TOMASULO SYSTEM

Program

I1  ADD  R1, R2, R3
I2  MUL  R2, R5, R6
I3  SUB  R8, R4, R8
I4  ADD  R2, R1, R7
I5  DIV  R4, R1, R7
I6  ADD  R4, R1, R2
I7  SUB  R1, R1, R2
...

Instruction Window

I1  ADD  R1, R2, R3
I2  MUL  R2, R5, R6
I3  SUB  R8, R4, R8
I4  ADD  R2, R1, R7
I5  DIV  R4, R1, R7
I6  ADD  R1, R1, R2
I7  SUB  R2, R2, R4
...

Register File

R1
R2
R3
R4
R5
R6
R7
R8

RS-ADD

Prog  Time  Src1Time  SrcTime2
I1   
I2   
I3   
I4   
I5   
I6   
I7   
...

RS-MUL

Prog  Time  Src1Time  SrcTime2
I2   
I5   

MAX

optime

CDB

bus1
bus4
Model I – Utopia Model

PROOF

\[ T_{d[n]} = \max(t_{d[\text{sr1}]}, t_{d[\text{sr2}]}) + \text{opTime} + \text{waitTime} \]

\[ \geq \max(t_{d[\text{sr1}]}, t_{d[\text{sr2}]}) + \text{opTime} \]

\[ T_{t[n]} = \max(t_{t[\text{sr1}]}, t_{t[\text{sr2}]}) + \text{opTime} \]
Our Result

- Unlimited hardware resources, no delay – optimal 😊
- With transmission delay – optimal 😊
- With limited instruction window – optimal 😊
- With Load/Store – not optimal 😞
- With limited hardware resources – not optimal 😞
- Issue one instruction per cycle – not optimal 😞
Model II – Transmission Delay

DATA DRIVEN SYSTEM

\[ I_1 \]
\[ I_2 \]
\[ I_3 \]
\[ I_4 \]
\[ I_5 \]
\[ I_6 \]
\[ I_7 \]

\[ \text{ADD} \ R_1, R_2, R_3 \]
\[ \text{MUL} \ R_4, R_5, R_6 \]
\[ \text{SUB} \ R_8, R_4, R_8 \]
\[ \text{ADD} \ R_3, R_1, R_8 \]
\[ \text{DIV} \ R_4, R_1, R_7 \]
\[ \text{ADD} \ R_1, R_1, R_2 \]
\[ \text{SUB} \ R_2, R_2, R_4 \]

\[ \text{time}[1] \]
\[ \text{time}[4] \]
\[ \text{time}[6] \]

END

\[ \text{Optime} \]
\[ \text{WaitTime} \]
\[ \text{Transmit Time} \]
Model II – Transmission Delay

TOMASULO SYSTEM

Program

| I1 | ADD  | R1, R2, R3 |
| I2 | MUL  | R2, R5, R6 |
| I3 | SUB  | R8, R4, R8 |
| I4 | ADD  | R2, R1, R7 |
| I5 | DIV  | R4, R1, R7 |
| I6 | ADD  | R1, R1, R2 |
| I7 | SUB  | R2, R2, R4 |

Instruction Window

<table>
<thead>
<tr>
<th>Program</th>
<th>Time</th>
<th>Src1Time</th>
<th>SrcTime2</th>
</tr>
</thead>
<tbody>
<tr>
<td>I1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I6</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I7</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Register File

<table>
<thead>
<tr>
<th>Register</th>
<th>R1</th>
<th>R2</th>
<th>R3</th>
<th>R4</th>
<th>R5</th>
<th>R6</th>
<th>R7</th>
<th>R8</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

RS-ADD

<table>
<thead>
<tr>
<th>Prog</th>
<th>Time</th>
<th>Src1Time</th>
<th>SrcTime2</th>
</tr>
</thead>
<tbody>
<tr>
<td>I1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I6</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I7</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

RS-MUL

<table>
<thead>
<tr>
<th>Prog</th>
<th>Time</th>
<th>Src1Time</th>
<th>SrcTime2</th>
</tr>
</thead>
<tbody>
<tr>
<td>I2</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I5</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

MAX

<table>
<thead>
<tr>
<th>Optime</th>
<th>TransmitTime</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

CDB

<table>
<thead>
<tr>
<th>bus1</th>
<th>bus4</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Model II – Transmission Delay

PROOF

\[ Time_{d}[n] = \max(time_{d}[sr1],time_{d}[sr2]) + \text{opTime} + \text{waitTime} + \text{tranTime} \]

\[ \geq \max(time_{d}[sr1],time_{d}[sr2]) + \text{opTime} + \text{tranTime} \]

\[ Time_{t}[n] = \max(time_{t}[sr1],time_{t}[sr2]) + \text{opTime} + \text{tranTime} \]
Model II – Transmission Delay
Our Result

- Unlimited hardware resources, no delay – optimal 😊
- With transmission delay – optimal 😊
- **With limited instruction window** – optimal 😊
- With Load/Store – not optimal 😞
- With limited hardware resources – not optimal 😞
- Issue one instruction per cycle – not optimal 😞
Model III – Limited Instru Win

DATA DRIVEN SYSTEM

| I1  | ADD  | R1, R2, R3 |
| I2  | MUL  | R2, R5, R6 |
| I3  | SUB  | R8, R4, R8 |
| I4  | ADD  | R2, R1, R8 |
| I5  | DIV  | R4, R1, R7 |
| I6  | ADD  | R1, R1, R2 |
| I7  | SUB  | R2, R2, R4 |
| ... |      |            |

Instruction Window

\[
\text{MAX} \quad \text{inWinTime} \quad \text{MAX} \quad \text{optime} \quad \text{waitTime} \quad \text{TransmitTime}
\]
Model III – Limited Instru Win

TOMASULO SYSTEM

Program

| I1 | ADD | R1, R2, R3 |
| I2 | MUL | R2, R5, R6 |
| I3 | SUB | R8, R4, R8 |
| I4 | ADD | R2, R1, R7 |
| I5 | DIV | R4, R1, R7 |
| I6 | ADD | R1, R1, R2 |
| I7 | SUB | R2, R2, R4 |
| ... |

Instruction Window

| I1 | ADD | R1, R2, R3 |
| I2 | MUL | R2, R5, R6 |
| I3 | ADD | R2, R1, R7 |
| I5 | DIV | R4, R1, R7 |
| I6 | ADD | R1, R1, R2 |
| I7 | SUB | R2, R2, R4 |

Register File

| R1 |
| R2 |
| R3 |
| R4 |
| R5 |
| R6 |
| R7 |
| R8 |

Optime

inWinTime

CDB

Bus1

Bus4

MAX

TransmitTime

Prog | Time | Src1Time | SrcTime2
---|------|---------|---------
I1 |
I3 |
I4 |
I6 |
I7 |
Model III – Limited Instru Win

PROOF

\[
T_{\text{d}} = \max(t_{\text{d}}[sr1], t_{\text{d}}[sr2], \text{inWinTime}) + \text{opTime} + \text{waitTime} + \text{tranTime}
\]

\[
\geq \max(t_{\text{d}}[sr1], t_{\text{d}}[sr2], \text{inWinTime}) + \text{opTime} + \text{tranTime}
\]

\[
T_{\text{t}} = \max(t_{\text{t}}[sr1], t_{\text{t}}[sr2], \text{inWinTime}) + \text{opTime} + \text{tranTime}
\]
Our Result

- Unlimited hardware resources, no delay – optimal 😊
- With transmission delay – optimal 😊
- With limited instruction window – optimal 😊
- With Load/Store – not optimal 😞
- With limited hardware resources – not optimal 😞
- Issue one instruction per cycle – not optimal 😞
Load and store

- **Data dependence in load and store.**
  - The principles *(We have discussed in our class)*
    - A stores is dependent on the previous store
    - All Load are dependent on the previous store
    - A store is dependent on all loads between it and the previous store.

- **Load and store buffer used in Tomasulo.**
  - L/S dependence may block instruction window as Tomasulo’s design.
    - For load instructions, no address conflict in store buffer
    - For store instructions, no address conflict in load and store buffer
  - In Tomasulo, the L/S buffer is a little bit conservative. More aggressive strategy may boost throughput in some case.
Load and store (cont.)

(1) Store R1, (A1); 50 cycles (cache miss)
...
(n) Load R1, (A1); 2 cycles
(n+1) Mult R3, R2, R4; 20 cycles

Assume only one memory bus
Load and store (cont.)

- Modifying L/S buffer to RS-like structure.

<table>
<thead>
<tr>
<th>ID</th>
<th>Busy</th>
<th>Vj</th>
<th>Qj</th>
<th>Index</th>
<th>Ready</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Yes</td>
<td>R [A2]</td>
<td></td>
<td>100</td>
<td>Yes</td>
</tr>
<tr>
<td>1</td>
<td>Yes</td>
<td>ADD2</td>
<td></td>
<td>103</td>
<td>No</td>
</tr>
<tr>
<td>2</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Load Buffer

<table>
<thead>
<tr>
<th>ID</th>
<th>Busy</th>
<th>Vj</th>
<th>Qj</th>
<th>Vj</th>
<th>Qj</th>
<th>Index</th>
<th>Ready</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Yes</td>
<td>R [A1]</td>
<td>R [R1]</td>
<td></td>
<td></td>
<td>99</td>
<td>Yes</td>
</tr>
<tr>
<td>1</td>
<td>Yes</td>
<td>ADD1</td>
<td>MUL1</td>
<td></td>
<td></td>
<td>101</td>
<td>No</td>
</tr>
<tr>
<td>2</td>
<td>Yes</td>
<td>R [A4]</td>
<td>R [R3]</td>
<td></td>
<td></td>
<td>102</td>
<td>No</td>
</tr>
<tr>
<td>3</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Store Buffer
Our Result

- Unlimited hardware resources, no delay – optimal 😊
- With transmission delay – optimal 😊
- With limited instruction window – optimal 😊
- With Load/Store – not optimal 😞
- With limited hardware resources – not optimal 😞
- Issue one instruction per cycle – not optimal 😞
The last-ditch of the optimality of Tomasulo

Resource competition forces you to make choice.

- Finite RS, FU, CDB
- Scheduling under resource competition is an **NPC** problem. (It’s impossible to get the optimal result in polynomial time.)
- Tomasulo is actually a greedy algorithm.
- Tomasulo uses simple FIFO strategy to solve ties in competition.
Counterexamples (Sorry, Tomasulo) : Resource Competition

(1) ADD A1, A2, A3 2 cycles
(2) ADD A4, A5, A6 2 cycles
(3) MUL A7, A8, A4 20 cycles

Assume we have only one multiply FU and add FU.

The similar situation for finite RS and CDB

Tomasulo

Better way

22 24
If it can be smarter further more.

There is no competition here. But if we just let FU idle one cycle, we can get better outcome.
Improvement

- So far, only “previous information” is used.
  - Enough to deal with dependence problem.
  - Far less for wise scheduling.

- “Following information” is valuable for scheduling previous instruction.
  - Construct the critical path information in RS
  - Instructions in the critical path should get higher priority.
  - Following instruction entered RS should affect previous instructions’ priority in some way.
  - Introducing earliest possible finish time and latest necessary finish time to recode the information of critical path.

- Again, scheduling under resource competition is an **NP-complete** problem. It’s still true for our improvement.
Improvement (cont.)

(1) ADD A1, A2, A3
(2) ADD A4, A5, A6
(3) MUL A7, A8, A4

(1) ADD
(2) MUL
(3) MUL
END
Improvement (cont.)

- Is this always better than Tomasulo’s when facing single FU? (LIKELY)
- Is it optimal in this condition? (HOPEFULLY)
- Is this always better than Tomasulo’s when facing multiple FUs? (NOT SURE)
- Is it optimal in this condition? (NEVER)
Our Result

- Unlimited hardware resources, no delay – optimal 😊
- With transmission delay – optimal 😊
- With limited instruction window – optimal 😊
- With Load/Store – not optimal 😞
- With limited hardware resources – not optimal 😞

- Issue one instruction per cycle – not optimal 😞
Answers to our previous questions.

- **Is it optimal?**
  - The essence of the problem underlying is NP-Complete.

- **Is there any room for improvement if it is not optimal?**
  - Yes, some problem comes from Tomasulo algorithm itself.
    - Conservative Load and store buffer.
    - Greedy dispatch.
    - FIFO strategy to solve ties in competition.
  - Two ways to verify the our improvement.

- **Is it a wise trade-off between time and complexity?**
  - Parallelism, SMT, ILP
  - Cost-efficient.
IT'S TIME FOR DINNER.