CSE471 --- Computer Design and Organization


General Information

Meets: MWF 10:30-11:30, EEB 108
Instructor: Steve Burns
Office Hours: Wednesday 2-3, Thursday 10-11
E-mail address: burns@cs
Office: Sieg 310
TA: Stefan Berg
Office Hour: Thursday 1-2 in Sieg 326
E-mail address: sgberg@cs

Catalog Description

CPU instruction addressing models, CPU structure and functions, computer arithmetic and logic unit, register transfer level design, hardware and microprogram control, memory hierarchy design and organization, I/O and system components interconnection. Laboratory project involves design and simulation of an instruction set processor. Prerequisite: CSE 370 and CSE 378.

Annoucements


Syllabus

postscript , .dvi , or .tex


Slides

Day 1 postscript , .dvi , or .tex

Day 2 postscript , .dvi , or .tex

Day 3 No slides.


Day 4 postscript , .dvi , or .tex

Day 5 postscript , .dvi , or .tex

Day 6 postscript , .dvi , or .tex


Day 7 No lecture notes.

Day 8 postscript , .dvi , or .tex

Day 9 postscript , .dvi , or .tex


Day 10 postscript , .dvi , or .tex

Day 11 No lecture notes.

Day 12 No lecture notes.


Day 13 postscript , .dvi , or .tex

Day 14 No lecture notes.

Day 15 No lecture notes.


Day 16 postscript , .dvi , or .tex

Day 17 No lecture notes.

Day 18 Midterm


Day 19 postscript , .dvi , or .tex

Day 20 No lecture notes.

Day 21 Holiday


Day 22 No lecture notes.

Day 23 No lecture notes.

Day 24 No lecture notes.


Day 25 postscript , .dvi , or .tex

Day 26 Cancelled

Day 27 Holiday


Day 28 No lecture notes.

Day 29 No lecture notes.

Day 30 postscript , .dvi , or .tex



Notes

Day 1 postscript , .dvi , or .tex

Day 2 postscript , .dvi , or .tex

Day 3 No lecture notes, but four handouts: a book chapter (need to get a hardcopy from me); a MIPS simulator, written in behaviorial Verilog behav_mips.v ( postscript ); a homework assignment ( postscript ) or ( dvi ); and a lab assignment ( postscript ) or ( dvi ).


Day 4 postscript , .dvi , or .tex

Day 5 postscript , .dvi , or .tex

Day 6 postscript , .dvi , or .tex . I also handed out a homework assignment ( postscript ) or ( dvi ), a book chapter, and some more Verilog code ( postscript );


Day 7 No lecture notes.

Day 8 postscript , .dvi , or .tex

Day 9 postscript , .dvi , or .tex . I also handed out a homework assignment ( postscript ) or ( dvi ), and a lab assignment ( postscript ) or ( dvi ).


Day 10 postscript , .dvi , or .tex

Day 11 No lecture notes but there was a handout single_mips.v ( postscript ).

Day 12 No lecture notes but I handed out a homework assignment ( postscript ) or ( dvi ), and a lab assignment ( postscript ) or ( dvi ).


Day 13 postscript , .dvi , or .tex

Day 14 No lecture notes.

Day 15 No lecture notes.


Day 16 postscript , .dvi , or .tex

Day 17 No lecture notes but I handed out a lab assignment ( postscript ) or ( dvi ).

Day 18 Midterm


Day 19 postscript , .dvi , or .tex and also a homework assignment: ( postscript ) or ( dvi ).

Day 20 No lecture notes.

Day 21 Holiday


Day 22 No lecture notes.

Day 23 Handouts (also on wolf in /cse/courses/cse471/lab/lab5): ( pipeline.v ) and ( common.v ).

Day 24 Homework assignment: ( postscript ) or ( dvi ).


Day 25 postscript , .dvi , or .tex

Day 26 Cancelled

Day 27 Holiday


Day 28 New project handout: postscript or .dvi .

Day 29 Handwritten diagram of a branch target buffer.

Day 30 postscript , .dvi , or .tex