

Dynamic Scheduling				
Why com	e back?			
• hig	her chip densities			
• gre	eater need to hide latencies as:			
•	discrepancy between CPU & memory speeds increases			
•	branch misprediction penalty increases from superpipelining			
	namic scheduling was generalized to cover more than floating int operations			
•	handles branches & hides branch latencies			
•	hides cache misses			
•	commits instructions in-order to preserve precise interrupts			
•	can be implemented with a more general register renaming mechanism			
• pro	ocessors now issue multiple instructions at the same time			
•	more need to exploit ILP			
2 styles:	large physical register file & reorder buffer			
	(R10000-style) (PentiumPro-style)			
Fall 2004	CSE 471	2		





A Register Renaming Example				
Code Segment	Register Mapping	Comments		
ld r7,0(r6)	r7 -> p1	p1 is allocated		
add r8, r9, r7	r8 -> p2	use p1 , not r7		
sub r7, r2, r3	r7 -> p3	p3 is allocated p1 is deallocated when sub commits		
Fall 2004	CSE 471	5		

































