






	21164 Instruction Unit Pipeline	
Fetch 8	issue	
S0 :	instruction fetch	
	branch prediction bits read	
S1 :	opcode decode	
	target address calculation	
	if predict taken, redirect the fetch	
	instruction TLB check	
S2 :	instruction slotting: decide which of the next 4 instructions ca	an be
	 intra-cycle structural hazard check 	
	 intra-cycle data hazard check 	
S3 :	instruction dispatch	
	 inter-cycle load-use & WAW data hazard checks 	
	 inter-cycle structural hazard check 	
	 register read 	
Fall 2004	CSE 471	8












	<u>Superscalars</u>	
Perfo • • • • • • • • • • • • •	rmance impact: increase performance because execute multiple instructions in parallel, not just overlapped CPI potentially < 1 (.5 on our R3000 example) IPC (instructions/cycle) potentially > 1 (2 on our R3000 example) better functional unit utilization need to fetch more instructions – how many? need independent instructions (i.e., good ILP) – why? need a good local mix of instructions – why? need more instructions to hide load delays – why? need to make better branch predictions – why?	
Fall 2004	4 CSE 471	14



-	al code lw R1, 0(R5) addu R1, R1, R6 sw R1, 0(R5) addi R5, R5, -4 bne R5, R0, Loop		<pre>tency-hiding code scheduling lw R1, 0(s1) addi R5, R5, -4 addu R1, R1, R6 sw R1, 4(R5) bne R5, \$0, Loop</pre>	
	ALU/branch instruction	Data tr	ansfer instruction	clock cycle
loop:				1
				2
				3
				4

	ALU/branch instruction	Data transfer instruction	clock cycle
Loop:	addi R5, R5, <mark>-16</mark>	lw R1, 0(R5)	1
		lw R2, 12(R5)	2
	addu R1, R1, R6	lw R3, <mark>8</mark> (R5)	3
	addu R2, R2, R6	lw R4, 4 (R5)	4
	addu R3, R3, R6	sw R1, 16(R5)	5
	addu R4, R4, R6	sw R2, 12(R5)	б
		sw R3, 8(R5)	7
	bne R5, R0, Loop	sw R4, <mark>4</mark> (R5)	8
	the cycles per iteration?		
	Inrolling provides:		
+	fewer instructions that cause h	azards (I.e., branches)	
	more independent instructions		
+	more independent instructions increase in throughput		

	<u>Superscalars</u>		
1 0	ers for multiple register acc ne register file to the addition tion logic tch ta cache structural hazards (due to histruction types that can be hardware.	onal functional units an unbalanced	
Fall 2004	CSE 471	18	

Modern Superscalars				
Alpha 21364: 4 instructions Pentium IV: 5 RISClike operation R12000: 4 instructions UltraSPARC-3: 6 instructions dis				
Fall 2004	CSE 471	19		