


	<u>Cray (Tera) MTA</u>	
Fine-grain multith	eaded processor	
 can switch to 	a different thread each cycle	
 switches 	to ready threads only	
	xecution to remain with the current the of cycles (discussed under compiler	
 up to 128 ha 	rdware contexts	
 lots of la network 	tency to hide, mostly from the multi-h	nop interconnectior
	instruction latency is 70-cycles (at or nstruction streams needed to hide a	
 processor st 	ate for all 128 contexts	
 GPRs (tell 	otal of 4K registers!)	
 status re 	gisters (includes the PC)	
 branch t 	arget registers	
Fall 2004	CSE 471	10


	<u>Cray (Tera) MTA</u>	
• (cing features Driginally no data caches to avoid having to keep caches coherent (topic of the next lecture section) increases the latency for data accesses but reduces the variation 1 & L2 instruction caches instruction accesses are more predictable & have no coherent problem prefetch straight-line & target code 	су
Fall 2004	CSE 471	11


<u>Cray (Tera) MTA</u>		
 Interesting features Trade-off between avoiding memory bank conflicts & exploiting spatial locality memory distributed among hardware contexts (processors) 		
 memory addresses are randomized to avoid conflicts want to fully utilize all memory bandwidth run-time system can confine consecutive virtual addresses to a single (close-by) memory unit reduces latency 		
used mainly for instructions		
Fall 2004 CSE 471 12		


	<u>Cray (Tera) MTA</u>	
Interestin	ng features	
• ta	gged memory for synchronization	
	 indirectly set full/empty bits to prevent data races 	
	 prevents a consumer/producer from loading/over value before a producer/consumer has written/re 	
	 set to empty when producer instruction starts 	S
	 consumer instructions block if try to read the value 	producer
	 set to full when producer value is written 	
	 consumers can now read a valid value 	
	 explicitly set full/empty bits for synchronization 	
	 primarily used to synchronize threads that are ac shared data (topic of the next lecture) 	cessing
	 lock: read memory location & set to empty 	
	 other readers are blocked 	
	 unlock: write & set to full 	
Fall 2004	CSE 471	13


Г


















	An SMT Architecture		
Three primary goals	s for this architecture:		
1. Achieve sign	ificant throughput gains with multiple	threads	
2. Minimize the alone	Minimize the performance impact on a single thread executing alone		
	 Minimize the microarchitectural impact on a conventional out-of- order superscalar design 		
Fall 2004	CSE 471	20	










Per-thread hard	ware	
 small stuff 	f	
 all part of 	current out-of-order processors	
 none enda 	angers the cycle time	
 progra return thread per-thread instruct 	l identifiers, e.g., with BTB entries I bookkeeping for ction queue flush ction retirement	, TLB entries
This is why there	is only a 10% increase to Alpha 2	21464 chip area.



	Architecture Research		
Concept & potentia Anniversary Ant	al of Simultaneous Multithreading: Is thology	SCA '95 & ISCA 25th	
Designing the micr	oarchitecture: ISCA '96		
 straightforw 	ard extension of out-of-order supers	scalars	
I-fetch thread choo	I-fetch thread chooser: ISCA '96		
 40% faster t 	than round-robin		
The lockbox for ch	neap synchronization: HPCA '98		
 orders of ma 	agnitude faster		
can parallel	ize previously unparallelizable code	S	
Fall 2004	CSE 471	26	









SMT Collaborators			
UW Hank Levy Steve Gribble Dean Tullsen (UCSD) Jack Lo (VMWare) Sujay Parekh (IBM Yorktown) Brian Dewey (Microsoft) Manu Thambi (Microsoft) Josh Redstone (Google) Mike Swift Luke McDowell (Naval Academy) Steve Swanson Aaron Eakin (HP) Dimitriy Portnov (Google)	DEC/Compaq Joel Emer (now Intel) Rebecca Stamm Luiz Barroso (now Google) Kourosh Gharachorloo (now Google) For more info on SMT: http://www.cs.washington.edu/research/smt		
Fall 2004 CS	SE 471 31		