





	<b>Directory Implementation</b>	
Directories ha processors	ave different meanings (& therefore uses) to different	
	<ul> <li>node: where the memory location of an address resides (and ad data may be there too)</li> </ul>	ł
<ul> <li>local r</li> </ul>	node: where the request initiated	
remot     reques	<b>te</b> node: alternate location for the data if this processor has isted it	
In satisfying a	a memory request:	
	ages sent between the different nodes in point-to-point nunication	
• messa	ages get explicit replies	
Some simplify	ying assumptions for using the protocol	
<ul> <li>proces</li> </ul>	ssor blocks until the access is complete	
• messa	ages processed in the order received	
Fall 2004	CSE 471	4










Message type	Source	Destination	Msg Conter	nt
0 11	Local cache	Home directory	P, A	
	P reads data at address a ead sharer and arrange	,		
Write miss	Local cache	Home directory	P, A	
make P the	P writes data at address exclusive owner and ar	A; range to send data back		
Invalidate	Home directory	Remote caches	А	
– Invalidate a	ı shared copy at address	5 A.		
Fetch	Home directory	Remote cache	А	
– Fetch the b	lock at address A and se	end it to its home directory	,	
Fetch/Invalidate	Home directory	Remote cache	А	
– Fetch the b the cache	lock at address A and se	end it to its home directory	; invalidate the	block in
Data value reply	Home directory	Local cache	Data	
– Return a da	ta value from the home	memory (read or write m	ss response)	
Data write-back	Remote cache	Home directory	A, Data	
– Write-back	a data value for addres.	s A (invalidate response)		
Fall 2004		CSE 471		8









## **False Sharing** Processes share cache blocks, not data Impact aggravated by: • block size: why? • cache size: why? • large miss penalties: why? Reduced by: • coherency protocols (state per subblock) · let cache blocks become incoherent as long as there is only false sharing • make them coherent if any processor true shares • compiler optimizations (group & transpose, cache block padding) • cache-conscious programming wrt initial data structure layout Fall 2004 CSE 471 13