









	Sub-block Placement	
Divide a b	lock into sub-blocks	
tag tag tag tag	IdataVdataIVdataVdataVVdataVdataVVdataVdataVIdataIdataI	data data data data
• val • Mis • • + the + fev - les	b-block = unit of transfer on a cache miss lid bit/sub-block sses: block-level miss: tags didn't match sub-block-level miss: tags matched, valid bit was clear e transfer time of a sub-block wer tags than if each sub-block were a block ss implicit prefetching ow does sub-block placement improve memory system per	formance?
Fall 2004	CSE 471	6





Mee	chanisms for Prefetching	
-	d instructions/data held k in the stream buffer, then cancel the cache	access
How save here?		
Fall 2004	CSE 471	9

Trace Cache	
<ul> <li>Trace cache contents</li> <li>trace is analogous to a cache block</li> <li>contains instructions from the dynamic instruction stream <ul> <li>fetch statically noncontiguous instructions in a single cycle</li> <li>a more efficient use of I-cache space</li> </ul> </li> <li>low bits of next addresses (target &amp; fall-through code) for last branch a trace</li> <li>cache state is high branch address bits + predictions for all branches within the block</li> </ul>	
Effect on performance?	
Fall 2004 CSE 471	10





```
Tiling Example
/* before */
for (i=0; i<n; i=i+1)</pre>
       for (j=0; j<n; j=j+1){</pre>
             r = 0;
             for (k=0; k<n; k=k+1) {
                    r = r + y[i,k] * z[k,j];
             x[i,j] = r;
              };
/* after */
for (jj=0; jj<n; jj=jj+B)</pre>
  for (kk=0; kk<n; kk=kk+B)</pre>
  for (i=0; i<n; i=i+1)</pre>
      for (j=jj; j<min(jj+B-1,n); j=j+1) {</pre>
             r = 0;
             for (k=kk; k<min(kk+B-1,n); k=k+1)</pre>
                     {r = r + y[i,k] * z[k,j];}
             x[i,j] = x[i,j] + r;
              };
Fall 2004
                            CSE 471
                                                            13
```



Memory Banks	
<ul> <li>Independent memory banks</li> <li>aliferent banks can be accessed at once, with different addresses</li> <li>allows parallel access, possibly parallel data transfer</li> <li>multiple memory controllers &amp; separate address lines, one for each access</li> <li>different controllers cannot access the same bank</li> <li>cheaper than dual porting</li> </ul>	
Fall 2004 CSE 471	15

	21264	R12000	Ultr aSPA RC-III	Pentium IV
L1 I	64KB	32KB	32KB	12Kuop trace
onchip				cache (~8-16KB)
_	2-way with set prediction	2-way	4-way	
	64B block	64B block	32B block	6 uops/line
	virtually indexed		virtually indexed, virtual	virtually indexed
			tags	
		2-cycle access	pipelined 2-cycle access	
		critical word first		
L1 D	64KB	32KB	64KB	8KB
onchip	2-way	2-way, LRU replace-	4-way	4-way
-	-	ment		
	64B block	32B block	32B block	64B block
	write-back		write-through	write-through
			store compression	-
	virtually indexed,	physical tags	virtually indexed	virtually indexed
	physical tags			
	TLB in parallel		TLB in parallel	
	3 (int) or 4 (FP) cycle reads	2-cycle access		2 cycle latency
	phase-pipelined (read		pipelined 2-cycle access	pipelined
	twice each cycle)			
	miss under miss (32 loads	nonblocking	nonblocking	nonblocking
	or 8 blocks outstanding))			
	victim cache	critical word first		requested word first
L2	external	external	external	onchip
	1MB-16MB	1MB-16MB	up to 8MB	256KB
	direct-mapped	2-way pseudo, way prediction, LRU	direct-mapped	8-way
1	64B block	128B blocks	32B blocks	128B block
	DIATE OTOCK	1200 010088	JED DIOGES	64B "subblocks"
1	write-back	write-back	write-back	write-back
1	physical	1110-0 aug	physical	physically indexed
	nonblocking		Leel progr	nonblocking
	12 cycles		12 cycles	in the second se
	12 0, 000		pipelined access	pipelined
TLB	128 entries	64 entries, each		
- 30		maps to 2 pages		
	FA	FA		
0	dual-ported			
	multiple page sizes	4KB - 16MB pages	multiple page sizes	multiple page sizes
	PAL code handling	Fugue	software handling	hardware handling





Wrap-up
Victim cache (reduce miss penalty)
TLB (reduce page fault time (penalty))
Hardware or compiler-based prefetching (reduce misses)
Cache-conscious compiler optimizations (reduce misses or hide miss penalty)
Coupling a write-through memory update policy with a write buffer (eliminate store ops/hide store latencies)
Handling the read miss before replacing a block with a write-back memory update policy (reduce miss penalty)
Sub-block placement (reduce miss penalty)
Non-blocking caches (hide miss penalty)
Merging requests to the same cache block in a non-blocking cache (hide miss penalty)
Requested word first or early restart (reduce miss penalty)
Cache hierarchies (reduce misses/reduce miss penalty)
Virtual caches (reduce miss penalty)
Pipelined cache accesses (increase cache throughput)
Pseudo-set associative cache (reduce misses)
Banked or interleaved memories (increase bandwidth)
Independent memory banks (hide latency)
Wider bus (increase bandwidth)