






Two-bit Prediction					
• Why? A se & tempora	branches predominantly go in one direction econd check is made to make sure that a short ry change of direction does not change the away from the dominant direction				
What pattern is bad for two-bit branch prediction?					
Fall 2004	CSE 471 7				



















































	4: Predicated Execution				
 set a con test the c true if the con the regist i.e., instru Replaces condition 	ns are executed conditionally dition ondition & execute the instruction dition is false, don't write the instruction the file (disable the register write function execution is <i>predicated</i> of tional branch (expensive if misp a control hazard to a data haz	struction's result in e signal) on the condition predicted)			
Fetching both pa	Fetching both paths				
Fall 2004	CSE 471	25			


4 Predicated Execution						
Example	e:					
	lw (empty)	R10,Label)	add add (empty) (empty) (empty))	
	edicated lw lwc beqz lw	-) - (-)))	add add (empty) (empty)		
Fall 2004			CSE 471			26


















What is t	the contribut	ion to CPI of conditional brar	nch stalls, given:	
• 15	5% branch fr	requency		
• a	BTB for con	ditional branches only with a		
•	• 10% miss	rate		
•	• 3-cycle mi	ss penalty		
•	• 92% brand	ch prediction accuracy		
•	• 7 cycle mi	sprediction penalty		
• ba	ase CPI is 1	,		
• ba	ase CPI is 1 Prediction	Frequency (per instruction)	Penalty (cycles)	Stall
BTB result			Penalty (cycles)	<i>Stall</i> .045
BTB result miss	Prediction	Frequency (per instruction)		
BTB result miss hit	Prediction	Frequency (per instruction) .15 * .10 = .015	3	.045



	Prediction Research				
Predicting variable v	values				
Predicting load addr	Predicting load addresses				
Predicting many lev	Predicting many levels of branches				
Fall 2004	CSE 471	36			