### A (naïve) Primer on VLIW – EPIC

with slides borrowed/edited from an Intel-HP presentation

- VLIW direct descendant of horizontal microprogramming

   Two commercially unsuccessful machines: Multiflow and
- Cydrome • Compiler generates instructions that can execute together
- Instructions executed in order and assumed to have a fixed latency
  Difficulties occur with unpredictable latencies :
  - Branch prediction -> Use of predication in addition to static and dynamic branch prediction
  - Pointer-based computations -> Use cache hints and speculative loads

VLIW CSE 471 Autumn 02

1

3

#### IA-64 : Explicitly Parallel Architecture

< 128 bits (bundle)			
Instruction 2 41 bits	Instruction 1 41 bits	Instruction 0 41 bits	Template 5 bits
Memory (M)	Memory (M)	Integer (I)	(MMI)
<ul> <li>IA-64 template spec</li> <li>The type of operat</li> </ul>	tifies tion for each instruction, e.g.		
• MFI, MMI,	MII, MLI, MIB, MMF, MFE	8, MMB, MBB, BBB	
<ul> <li>Intra-bundle relati</li> </ul>	onship, e.g.		
<ul> <li>M / ML or M</li> </ul>	I / I (/ is a "stop" magning po ;	arelloliem)	

- Inter-bundle relationship
   Most common combinations covered by templates
   Headroom for additional templates
   Simplifies hardware requirements
   M=Memory
   F=Floating-point
   I=Integer
   L=Long Immediate
   B=Branch
- · Scales compatibly to future generations

VLIW CSE 471 Autumn 02

#### (Merced) Itanium implementation

- Can execute 2 bundles (6 instructions) per cycle
- 10 stage pipeline

execute stages

- 4 integer units (2 of them can handle load-store), 2 f-p units and 3 branch units
- Issue in order, execute in order but can complete out of order. Uses a (restricted) register scoreboard technique to resolve dependencies.

VLIW CSE 471 Autumn 02

Itanium implementation (?)

• There are "instruction queues" between the fetch unit and

absorbed because of long latencies (and stalls) in the

the execution units. Therefore branch bubbles can often be

### Itanium implementation (?)

- Predication reduces number of branches and number of mispredicts,
- Nonetheless: sophisticated branch predictor
  - Compiler hints: BPR instruction provides "easy" to predict branch address; reduces number of entries in BTB
  - Two-level hardware prediction Sas (4,2) (512 entry local history table 4-way set-associative, indexing 128 PHT –one per set- each with 16 entries –2-bit saturating counters). Number of bubbles on predicted branch taken: 2 or 3
  - And a 64-entry BTB (only 1 cycle stall) + return stack
  - Mispredicted branch penalty: 9 cycles

VLIW CSE 471 Autumn 02

#### IA-64 for High Performance

- Number of branches in large server apps overwhelm traditional processors
  - IA-64 predication removes branches, avoids mispredicts
  - Alas, full predication, i.e., predicating every instruction, does not improve performance as much as one would hope and is often detrimental (e.g., instructions are longer hence I-cache miss rate could be higher)
- Environments with a large number of users require high performance
  - IA-64 uses speculation to reduce impact of memory latency
  - 64-bit addressing enables systems with very large virtual and physical memory

VLIW CSE 471 Autumn 02

5

VLIW CSE 471 Autumn 02

2

4



## **Traditional Register Models**



#### **IA-64 Register Stack**



# Software Pipelining via Rotating Registers

10



# Software pipelining



<ul> <li>Acted and a provise of the second and the second a</li></ul>	<ul> <li>Predication Basic Idea</li> <li>Associate a Boolean condition (predicate) with the issue, execution, or commit of an instruction <ul> <li>The stage in which to test the predicate is an implementation choice</li> </ul> </li> <li>If the predicate is true, the result of the instruction is kept</li> <li>If the predicate is false, the instruction is nullified</li> <li>Distinction between <ul> <li>Partial predication: only a few opcodes can be predicated</li> <li>Full predication: every instruction is predicated</li> </ul> </li> </ul>
VLIW CSE 471 Autumn 02 13	VLIW CSE 471 Autumn 02 14
<section-header><list-item><list-item><list-item><ul> <li>Dredication Benefits</li> <li>Allows compiler to overlap the execution of independent control constructs w/o code explosion</li> <li>Allows compiler to reduce frequency of branch instructions and, consequently, of branch mispredictions</li> <li>Reduces the number of branches to be tested in a given cycle</li> <li>Reduces the number of multiple execution paths and associated hardware costs (copies of register maps etc.)</li> <li>Allows code movement in superblocks</li> </ul></list-item></list-item></list-item></section-header>	<ul> <li>Predication Costs</li> <li>Increased fetch utilization</li> <li>Increased register consumption</li> <li>If predication is tested at commit time, increased functional-unit utilization</li> <li>With code movement, increased complexity of exception handling</li> <li>For example, insert extra instructions for exception checking</li> </ul>
<section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></section-header></section-header>	<ul> <li>Partial Predication: Conditional Moves</li> <li>CMOV R1, R2, R3 <ul> <li>Move R2 to R1 if R3 ± 0</li> </ul> </li> <li>Main compiler use: If (cond ) S1 (with result in Rres) <ul> <li>(1) Compute result of S1 in Rs1;</li> <li>(2) Compute condition in Rcond;</li> <li>(3) CMOV Rres, Rs1, Rcond</li> </ul> </li> <li>Increases register pressure (Rcond is general register)</li> <li>No need (in this example) for branch prediction</li> <li>Very useful if condition can be computed ahead or, e.g., in parallel with result.</li> </ul>

Other Forms of Partial Predication	Full Predication	
<ul> <li>Select dest, src1, src2,cond <ul> <li>Corresponds to C-like dest = ( (cond) ? src1 : src2)</li> <li>Note the destination register is always assigned a value</li> <li>Use in the Multiflow (first commercial VLIW machine)</li> </ul> </li> <li>Nullify <ul> <li>Any register-register instruction can nullify the next instruction, thus making it conditional</li> </ul> </li> </ul>	<ul> <li>Define predicates with instructions of the form: Pred_&lt;<i>cmp&gt;</i> Pout1<sub>&lt;<i>type&gt;</i></sub>, Pout2<sub>&lt;<i>type&gt;</i></sub>, src1, src2 (P<sub>in</sub>) where <ul> <li>Pout1 and Pout2 are assigned values according to the comparison between src1 and src2 and the cmp "opcode"</li> <li>The predicate types are most often U (unconditional) and Ū its complement, and OR and OR</li> <li>The predicate define instruction can itself be predicated with the value of P<sub>in</sub></li> <li>There are definite rules for that, e.g., if P<sub>in</sub> = 0, U and Ū are set to 0 independently of the result of the comparison and the OR predicates are not modified.</li> </ul> </li> </ul>	
VLIW CSE 471 Autumn 02 19	VLIW CSE 471 Autumn 02 20	
If-conversion The if condition will set pl to U The then will be executed predicated on p1(U) The else will be executed predicated on p1(U) The "join" will in general be predicated on some		

be predicated on some form of OR predicate

VLIW CSE 471 Autumn 02

21