Computer Design and Organization

- Architecture = Design + Organization + Performance
- · Architecture of modern computer systems
 - Central processing unit: deeply pipelined, able to exploit instruction level parallelism (several functional units), support for speculation (branch prediction, spec. loads), and for multiple contexts (multithreading).
 - Memory hierarchy: multi-level cache hierarchy, includes hardware and software assists for enhanced performance; interaction of hardware/software for virtual memory systems.
 - Input/output: Buses; Disks performance and reliability (RAIDs).
 - Multiprocessors: SMP's (and soon CMP Chip MultiProcessor) and cache coherence.

Review CSE 471 Autumn 02

Technological improvements

- CPU :
 - Annual rate of speed improvement is 35% before 1985 and 60% since 1985
 - Slightly faster than increase in number of transistors on-chip

• Memory:

- Annual rate of speed improvement (decrease in latency) is < 10%
- Density quadruples in 3 years.
- I/O :

1

3

5

- Access time has improved by 30% in 10 years
- Density improves by 50% every year

Review CSE 471 Autumn 02

Moore's Law



Review CSE 471 Autumn 02

Processor-Memory Performance Gap

 x Memory latency decrease (10x over 8 years but densities have increased 100x over the same period)



Improvements in Processor Speed

- Technology
- Faster clock (commercially over 2 GHz available; prototype > 6 GHz?)
- More transistors = More functionality
 - Exploit Instruction Level Parallelism (ILP) with multiple functional units; superscalar or out-of-order execution (OOO)
 - 40 Million transistors (Pentium 4) but Moore law still applies (transistor
- count doubles every 18 months)
- Extensive pipelining
- From single 5 stage to multiple pipes as deep as 20-30 stages
- Sophisticated instruction fetch and decode units

 Branch prediction; register renaming; speculative loads
- On-chip Memory
 - One or two levels of caches (D-caches, I- or trace caches). TLB's for instruction and data

Review CSE 471 Autumn 02

Performance evaluation basics

- · Performance inversely proportional to execution time
- Elapsed time includes: user + system; I/O; memory accesses; CPU per se
- CPU execution time (for a given program): 3 factors
 - Number of instructions executed
 - Clock cycle time (or rate)
 - CPI: number of cycles per instruction (or its inverse IPC)
 - CPU execution time = Instruction count * CPI * clock cycle time

Review CSE 471 Autumn 02

2

4

Comparing and summarizing benchmark Components of the CPI performance • For execution times, use (weighted) arithmetic mean: • CPI for single instruction issue with ideal pipeline = 1 · Previous formula can be expanded to take into account Weighted Ex. Time = Σ Weight_i * Time_i classes of instructions • For rates, use (weighted) harmonic mean: - For example in RISC machines: branches, f.p., load-store. Weighted Rate = $1 / \Sigma$ (Weight_i / Rate_i) - For example in CISC machines: string instructions • As per Jim Smith (1988 – CACM) $CPI = \sum CPI_i * f_i$, where f_i is the frequency of instructions in class i "Simply put, we consider one computer to be faster than another if it Will talk about "contributions to the CPI" from, e.g,: executes the same set of programs in less time" • Common benchmark suite: SPEC for int and fp (SPEC92, memory hierarchy SPEC95, SPEC00), SPECweb, SPECjava etc., Ogden - branch (misprediction) benchmark (linked lists), multimedia etc. hazards etc. Review CSE 471 Autumn 02 Review CSE 471 Autumn 02 8 7 Computer design: Make the common case fast Pipelining • One instruction/result every cycle (ideal) • Amdahl's law (speedup) Speedup = (performance with enhancement)/(performance base case) - Not in practice because of hazards Or equivalently • Increase throughput (wrt non-pipelined implementation) Speedup = (exec.time base case)/(exec.time with enhancement) Throughput = number of results/second Application to parallel processing Speed-up (over non-pipelined implementation) - s fraction of program that is sequential - In the ideal case, if n stages, the speed-up will be close to n. Can't - Speedup S is at most 1/s make n too large: load balancing between stages & hazards That is if 20% of your program is sequential the maximum · Might slightly increase the latency of individual speedup with an infinite number of processors is at most 5 instructions (pipeline overhead) Review CSE 471 Autumn 02 Review CSE 471 Autumn 02 10 0 EXE ID/RR IF Mem WB EX/MEM ID/EX MEM/WB IF/ID Basic pipeline implementation (PC) • Five stages: IF, ID, EXE, MEM, WB zero

(Rd)

data

control

ALU

Review CSE 471 Autumn 02

Dat

men

12

- What are the resources needed and where - ALU's, Registers, Multiplexers etc.
- What info. is to be passed between stages
 - Requires pipeline registers between stages: IF/ID, ID/EXE, EXE/MEM and MEM/WB
 - What is stored in these pipeline registers?
- Design of the control unit.







Precise exceptions (cont'd) Integer pipeline (RISC) precise exceptions • Relatively simple for integer pipeline · Recall that exceptions can occur in all stages but WB - All current machines have precise exceptions for integer and load-· Exceptions must be treated in *instruction order* store operations Instruction i starts at time t • Can lead to loss of performance for pipes with multiple - Exception in MEM stage at time t + 3 (treat it first) cycles execution stage (f-p see later) - Instruction i + 1 starts at time t + 1- Exception in IF stage at time t + 1 (occurs earlier but treat in 2nd) 9/26/2002 Review CSE 471 Autumn 02 31 9/26/2002 Review CSE 471 Autumn 02 32 Treating exceptions in order Difficulties in less RISCy environments • Due to instruction set ("long" instructions") • Use pipeline registers - Status vector of possible exceptions carried on with the instruction. - String instructions (but use of general registers to keep state) Once an exception is posted, no writing (no change of state; easy - Instructions that change state before last stage (e.g., autoincrement in integer pipeline -- just prevent store in memory) mode in Vax and update addressing in Power PC) and these changes are needed to complete inst. (require ability to back up) When an instruction leaves MEM stage, check for exception. Condition codes - Must remember when last changed • Multiple cycle stages (see later) Review CSE 471 Autumn 02 33 9/26/2002 Review CSE 471 Autumn 02 34 9/26/2002 Principle of Locality: Memory Hierarchies Caches (on-chip, off-chip) · Text and data are not accessed randomly • Caches consist of a set of entries where each entry has: Temporal locality - block (or line) of data: information contents (initially, the image of some main memory contents) - Recently accessed items will be accessed in the near future (e.g., code in loops, top of stack) - tag: allows to recognize if the block is there (depends on the Spatial locality mapping) - Items at addresses close to the addresses of recently accessed items - status bits: valid, dirty, state for multiprocessors etc. will be accessed in the near future (sequential code, elements of • Capacity (or size) of a cache: number of blocks *block size arrays) i.e., the cache metadata (tag + status bits) is not counted in the cache capacity • Leads to memory hierarchy at two main interface levels: • Notation Processor - Main memory -> Introduction of caches - First-level (on-chip) cache: L1; - Main memory - Secondary memory -> Virtual memory (paging systems) - Second-level (on-chip/off-chip): L2; third level (Off-chip) L3 Review CSE 471 Autumn 02 Review CSE 471 Autumn 02 35 36

Cache Organization -- Direct-mapped

- · Most restricted mapping
 - Direct-mapped cache. A given memory location (block) can only be mapped in a single place in the cache. This place is (generally) given by:
 - (block address) mod (number of blocks in cache)
 - To make the mapping easier, the number of blocks in a directmapped cache is (almost always)a power of 2.



Review CSE 471 Autumn 02

Fully-associative Cache

- Most general mapping
 - Fully-associative cache. A given memory location (block) can be mapped anywhere in the cache.
 - No cache of decent size is implemented this way but this is the (general) mapping for pages (disk to main memory), for small TLB's, and for some small buffers used as cache assists (e.g., victim caches, write caches).



Review CSE 471 Autumn 02

Main memory

38

40

42



Review CSE 471 Autumn 02

39

37

Set-associative Caches

- · Less restricted mapping
 - Set-associative cache. Blocks in the cache are grouped into sets and a given memory location (block) maps into a set. Within the set the block can be placed anywhere. Associativities of 2 (twoway set-associative), 3, 4, 8 and even 16 have been implemented.
- Direct-mapped = 1-way set-associative
- Fully associative with m entries is m-way set associative
- Capacity
 - Capacity = number of sets * set-associativity * block size

Review CSE 471 Autumn 02



Review CSE 471 Autumn 02





Classifying the Cache Misses: The 3 C's

- Compulsory misses (cold start)
 - The first time you touch a block. Reduced (for a given cache capacity and associativity) by having large blocks
- Capacity misses

 The working set is too big for the ideal cache of same capacity and block size (i.e., fully associative with optimal replacement algorithm). Only remedy: bigger cache!

- Conflict misses (interference)

 Mapping of two blocks to the same location. Increasing associativity decreases this type of misses.
- There is a fourth C: coherence misses (cf. multiprocessors)

Review CSE 471 Autumn 02

49