Tomasulo's algorithm

- "Weaknesses" in scoreboard:
 - Centralized control
 - No forwarding (more RAW than needed)
- Tomasulo's algorithm as implemented first in IBM 360/91
 - Control decentralized at each functional unit
 - Forwarding
 - Concept and implementation of *renaming registers* that eliminates WAR and WAW hazards

Dyn. Sched. CSE 471 Autumn 02

Improving on Dispatch with Reservation Stations

- With each functional unit, have a set of buffers or reservation stations
 - Keep operands and function to perform
 - Operands can be values or names of units that will produce the value (register renaming) with appropriate flags
- Not both operands have to be "ready" at the same time
- When both operands have values, functional unit can execute on that pair of operands
- When a functional unit computes a result, it broadcasts its name and the value.

Dyn. Sched. CSE 471 Autumn 02

Tomasulo's solution to resolve hazards


Structural hazards

- No free reservation station (stall at issue time). No further issue

- RAW dependency (detected in each functional unit -decentralized)
 - The instruction with the dependency is issued (put in a reservation station) but not dispatched (stalled). Subsequent instructions can be issued, dispatched, executed and completed.
- No WAR and WAW hazards
 - Because of register renaming through reservation stations
- Forwarding
 - Done at end of execution by use of a common (broadcast) data bus

Dyn. Sched. CSE 471 Autumn 02

Example machine (cf. Figure 3.2)



An instruction goes through 3 steps

- Assume the instruction has been fetched
- 1. Issue, dispatch, and read operands
 - Check for structural hazard (no free reservation station or no free load-store buffer for a memory operation). If there is structural hazard, stall until it is not present any longer
 - Reserve the next reservation station
 - Read source operands
 - If they have values, put the values in the reservation station
 - If they have names, store their names in the reservation station Rename result register with the name of the reservation station in the functional unit that will compute it

Dvn. Sched, CSE 471 Autumn 02

19

21

An instruction goes through 3 steps (c'ed)

• 2. Execute

- If any of the source operands is not ready (i.e., the reservation station holds at least one name), monitor the bus for broadcast
- When both operands have values, execute
- when both operands have values, exec
- 3. Write result
 - Broadcast name of the unit and value computed. Any reservation station/result register with that name grabs the value
- Note two more sources of structural hazard:
 - Two reservation stations in the same functional unit are ready to execute in the same cycle: choose the "first" one
 - Two functional units want to broadcast at the same time. Priority is encoded in the hardware
 - Dyn. Sched. CSE 471 Autumn 02

20

	Instruction Issue Execute Write result
Implementation	Load F6, 34(r2) yes yes yes
	Load F2, 45(r3) yes yes
• All registers (except load buffers) contain a pair	Mul F0, F2, F4 yes Sub F8, F6, F2 yes <i>Initial: waiting for F2 to</i>
{value,tag}	Div F10, F0, F6 yes be loaded from memory
• The tag (or name) can be:	Add F6,F8,F2 yes Reservation Stations
- Zero (or a special pattern) meaning that the value is indeed a value	Name Busy Em Vi Vk Oi Ok
 The name of a load buffer The name of a reservation station within a functional unit 	Add 1 yes Sub (Load1) 0 Load2 contents of x
 A reservation station consists of : 	$\begin{array}{cccc} Add2 & yes & Add & Add1 & Load2 & \underline{Qj} = 0 \ means \ Vj \end{array}$
 The operation to be performed 	Mul1 yes Mul (F4) Load2 0 has a value
-2 pairs (value,tag) (Vj,Qj) (Vk,Qk)	Mul2 yes Div (Load1) Mul1 0
 A flag indicating whether the accompanying f-u is busy or not 	Register status F0 (Mul1) F2 (Load2) F4 () F6(Add2) F8 (Add1) F10 (Mul2) F12.
Dyn. Sched. CSE 471 Autumn 02 25	Dyn. Sched. CSE 471 Autumn 02 20
nstruction Issue Execute Write result	Instruction Issue Execute Write result
.oad F6, 34(r2) yes yes yes .oad F2, 45(r3) yes yes yes	Load F6, 34(r2)yesyesyesLoad F2, 45(r3)yesyesyes
Iul F0, F2, F4 yes yes	Mul F0, F2, F4 yes yes
ub F8, F6, F2 yes yes Cycle after 2nd	Sub F8, F6, F2 yes yes yes Cycle after sub
iv F10, F0, F6 yes load has written its result	Div F10, F0, F6 yes has written its result
dd F6,F8,F2 yes Reservation Stations	Add F6,F8,F2 yes yes Reservation Stations
Name Busy Fm Vj Vk Qj Qk	Name Busy Fm Vj Vk Qj Qk
Add 1 yes Sub (Load1) (Load2) 0 0 Add2 yes Add (Load2) Add1 0	Add 1 no Add2 yes Add (Add1) (Load2) 0 0
Add3 no	Add.5 no
Mull yes Mul (Load2) (F4) 0 0 Mul2 yes Div (Load1) Mul1 0	Mul1 yes Mul (Load2) (F4) 0 0 Mul2 yes Div (Load1) Mul1 0
Register status	Register status
F0 (Mul1) F2 () F4 () F6(Add2) F8 (Add1) F10 (Mul2) F12	F0 (Mul1) F2 () F4 () F6(Add2) F8 () F10 (Mul2) F12
Dyn. Sched. CSE 471 Autumn 02 27	Dyn. Sched. CSE 471 Autumn 02 28
Istruction Issue Execute Write result	Instruction Issue Execute Write result
bad F6, 34(r2) yes yes yes	Load F6, 34(r2) yes yes yes
vad F2, 45(r3) yes yes yes	Load F2, 45(r3) yes yes yes yes
ul F0, F2, F4 yes yes ib F8, F6, F2 yes yes yes Cycle after add	Mul F0, F2, F4 yes yes Sub F8, F6, F2 yes yes Cycle after mul
iv F10. F0. F6 ves has written its	Div F10, F0, F6 yes yes has written its
dd F6,F8,F2 yes yes Reservation Stations	Add F6,F8,F2 yes yes result Reservation Stations
Name Busy Fm Vj Vk Qj Qk	Name Busy Fm Vj Vk Qj Qk
Add 1 no	Add 1 no
	Add2 no Add3 no
Add3 no Mul1 yes Mul (Load2) (F4) 0 0	Mull no
Add3noMul1yesMul (Load2) (F4)00Mul2yesDiv(Load1) Mul10	Mul1 no Mul2 yes Div (Mul1) (Load1) 0 0
Add3 no Mul1 yes Mul (Load2) (F4) 0 0 Mul2 yes Div (Load1) Mul1 0 Register status	Mul1 no Mul2 yes Div (Mul1) (Load1) 0 0 Register status
Add3noMul1yesMul (Load2) (F4)00Mul2yesDiv(Load1) Mul10	Mul1noMul2yesDiv (Mul1)(Load1)00

Other checks/possibilities

- In the example in the book there is no load/store dependencies but since they can happen
 - Load/store buffers must keep the addresses of the operands
 - On load, check if there is a corresponding address in store buffers. If so, get the value/tag from there (load/store buffers have tags)
 Better yet, have load/store functional units (still needs checking)
- The Tomasulo engine was intended only for f-p operations.
 - We need to generalize to include
 - Handling branches, exceptions etc
 - In-order completion
 - More general register renaming mechanisms
 - Multiple instruction issues

Dyn. Sched. CSE 471 Autumn 02

31