

- Single Instruction stream, Single Data stream (SISD)
 - Conventional uniprocessor
 - Although ILP is exploited
 Single Program Counter -> Single Instruction stream
 - The data is not "streaming"
- Single Instruction stream, Multiple Data stream (SIMD)
 Popular for some applications like image processing
 - One can construe vector processors to be of the SIMD type.
 - MMX extensions to ISA reflect the SIMD philosophy
 - Also apparent in "multimedia" processors (Equator Map-1000)
 - "Data Parallel" Programming paradigm
 - Multiprocessors CSE 471 Aut 01



Shared-memory Multiprocessors

- Shared-Memory = Single shared-address space (extension of uniprocessor; communication via Load/Store)
- Uniform Memory Access: UMA
- Today, almost uniquely in shared-bus systems
- The basis for SMP's (Symmetric MultiProcessing)
- Cache coherence enforced by "snoopy" protocols
- Form the basis for clusters (but in clusters access to memory of other clusters is not UMA)

Multiprocessors CSE 471 Aut 01

3

5



- Non-uniform memory access: NUMA
 - NUMA-CC: cache coherent (directory-based protocols or SCI)
- NUMA without cache coherence (enforced by software)
- COMA: Cache Memory Only Architecture
- Clusters
- Distributed Shared Memory: DSM
 - Most often network of workstations.
 - The shared address space is the "virtual address space"
 - O.S. enforces coherence on a page per page basis

Multiprocessors CSE 471 Aut 01

Message-passing Systems

- Processors communicate by messages
 - Primitives are of the form "send", "receive"
 - The user (programmer) has to insert the messages
- Message passing libraries (MPI, OpenMP etc.)
- · Communication can be:
 - Synchronous: The sender must wait for an ack from the receiver (e.g, in RPC)
 - Asynchronous: The sender does not wait for a reply to continue

Multiprocessors CSE 471 Aut 01



Multiprocessors CSE 471 Aut 01

6





• Recall Amdahl's law

- If x% of your program is sequential, speedup is bounded by $1/x \label{eq:speedup}$
- At best linear speedup (if no sequential section)
- What about superlinear speedup?
 - Theoretically impossible
 - "Occurs" because adding a processor might mean adding more overall memory and caching (e.g., fewer page faults!)
 Have to be careful about the x% of sequentiality. Might become
- New of the data set increases.Speedup and Efficiency should have the number of
- processors and the size of the input set as parameters

Multiprocessors CSE 471 Aut 01

9





