









- Pro: easier detection than solution1
- Con: need to be able to trickle the stalls "backwards".

10/22/01

Mult. Pipes CSE 471 Autumn 01

5



## WAW Hazards

- Instruction i writes f-p register Fx at time tInstruction i + k writes f-p register Fx at time t - m
- But no instruction i + 1, i + 2, i+k uses (reads) Fx (otherwise there would be a stall)
- Only requirement is that i + k 's result be stored Note: this situation should be rare (useless instruction i)
- Solutions:
- Squash i : difficult to know where it is in the pipe At ID stage check that result register is not a result register in all subsequent stages of other units. If it is, stall appropriate number of cycles.

10/22/01

Mult. Pipes CSE 471 Autumn 01



## Exception handling

- Solutions (cf. book pp 194-196 for more details) - Do nothing (imprecise exceptions; bad with virtual memory)
  - Have a precise (by use of testing instructions) and an imprecise mode; effectively restricts concurrency of f-p operations - Buffer results in a "history file" (or a "future file") until previous (in order) instructions have completed; can be costly when there are large differences in latencies but a similar technique is used for OOO execution .
  - Restrict concurrency of f-p operations and on an exception "simulate in software" the instructions in between the faulting and the finished one.
  - Flag early those operations that might result in an exception and stall accordingly Mult. Pipes CSE 471 Autumn 01

10/22/01

9