## Evolution in Memory Management Techniques

- In early days, single program run on the whole machine - Used all the memory available
- Even so, there was often not enough memory to hold data and program for the entire run
- Use of overlays, i.e., static partitioning of program and data so that parts that were not needed at the same time could share the same memory addresses
- Soon, it was noticed that I/O was much more time consuming than processing, hence the advent of multiprogramming


## Multiprogramming

- Multiprogramming
- Several programs are resident in main memory at the same time
- When one program executes and needs I/O, it relinquishes CPU to another program
- Some important questions from the memory management viewpoint:
- How does one program ask for (more) memory
- How is one program protected from another


## Virtual Memory Implementations

- When the virtual space is divided into chunks of the same size, called pages, we have a paging system
- If chunks are of different sizes, we have segments
- Segments correspond to semantic objects (a good thing) but implementation is more difficult (memory allocation of variable size segments; checks for out of bounds etc.)
- Paging (segmented) systems predate caches - But same questions (mapping, replacement, writing policy)
- An enormous difference: penalty for a miss
- Requires hardware assists for translation and protection

Mem. Hier. CSE 471 Aut 01
Two Extremes in the Memory Hierarchy

| PARAMETER | L1 | PAGING SYSTEM |
| :--- | :--- | :--- |
| block (page) size | $16-64$ bytes | $4 \mathrm{~K}-8 \mathrm{~K}$ (also 64 K ) |
| miss (fault) time | $10-100$ cycles <br> $(20-1000 \mathrm{~ns})$ | Millions of cycles <br> $(3-20 \mathrm{~ms})$ |
| miss (fault) rate | $1-10 \%$ | $0.00001-0.001 \%$ |
| memory size | $16 \mathrm{~K}-64 \mathrm{~K}$ Bytes <br> (impl. depend.) | Gigabytes <br> (depends on ISA) |

Mem. Hier. CSE 471 Aut 01
6

## Other Extreme Differences

- Mapping: Restricted (L1) vs. general (Paging)
- Hardware assist for virtual address translation (TLB)
- Miss handler
- Harware only for caches
- Software only for paging system (context-switch)
- Hardware and/or software for TLB
- Replacement algorithm
- Not important for L1 caches
- Very important for paging system
- Write policy
- Always write back for paging systems

Mem. Hier. CSE 471 Aut 01

## Mapping Device: Page Tables

- Page tables contain page table entries (PTE):

Virtual page number (implicit/explicit), physical page
number,valid, protection, dirty, use bits (for LRU-like number, valid, protection, dirty, use bits (for LRU-like replacement), etc.

- Hardware register points to the page table of the running process
- Earlier system: contiguous (in virtual space) page tables; Now, multi-level page tables
- In some systems, inverted page tables (with a hash table)
- In all modern systems, page table entries are cached in a TLB

Mem. Hier. CSE 471 Aut 01 9

Illustration of Paging


Illustration of Page Table


Program B

$\frac{1}{1-1}$ Program B Mem. Hier. CSE 471 Aut $01 \quad 10$

From Virtual Address to Memory Location (highly abstracted)


Mem. Hier. CSE 471 Aut 01

Translation Look-aside Buffers (TLB)

- Keeping page tables in memory defeats the purpose of caches
- Needs one memory reference to do the translation
- Hence, introduction of caches to cache page table entries; these are the TLB's
- There have been attempts to use the cache itself instead of a TLB but it has been proven not to be worthwhile
- Nowadays, TLB for instructions and TLB for data
- Some part of the TLB's reserved for the system
- Of the order of 128 entries, quite associative



## Address Translation

- At each memory reference the hardware searches the TLB for the translation
- TLB hit and valid PTE the physical address is passed to the cache
- TLB miss, either hardware or software (depends on
implementation) searches page table in memory.
- If PTE is valid, contents of the PTE loaded in the TLB and back to step above
- In hardware the TLB miss takes a few cycles
- In software takes up to 100 cycles
- In either case, no context-switch
- If PTE is invalid, we have a page fault (even on a TLB hit)


## TLB's

- TLB miss handled by hardware or by software (e.g., PAL code in Alpha) or by a combination HW/SW - TLB miss 10-100 cycles -> no context-switch
- Addressed in parallel with access to the cache
- Since smaller, goes faster
- It's on the critical path
- For a given TLB size (number of entries)
- Larger page size -> larger mapping range

From Virtual Address to Memory Location (highly abstracted; revisited)


Mem. Hier. CSE 471 Aut 01
16

## Speeding up L1 Access

- Cache can be (speculatively) accessed in parallel with TLB if its indexing bits are not changed by the virtual-physical translation
- Cache access (for reads) is pipelined:
- Cycle 1: Access to TLB and access to L1 cache (read data at given index)
- Cycle 2: Compare tags and if hit, send data to register



## "Virtual" Caches

- Previous slide: Virtually addressed, physically tagged
- Can be done for small L1, i.e., capacity < (page * ass.)
- Can be done for larger caches if O.S. does a form of page coloring such that "index" is the same for synonyms (see below)
- Can also be done more generally (complicated but can be elegant)
- Virtually addressed, virtually tagged caches

Synonym problem ( 2 virtual addresses corresponding to the same physical address). Inconsistency since the same physical location can be mapped into two different cache blocks

- Can be handled by software (disallow it) or by hardware (with "pointers")
- Use of PID's to only partially flush the cache

