


Pin Assignments

00

QUADRUPLE 2-INPUT POSITIVE-NAND GATES

positive logic:
 $Y = \overline{A \cdot B}$




See page 139

04

HEX INVERTERS

positive logic:
 $Y = \overline{A}$




See page 143

01

QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

positive logic:
 $Y = \overline{A \cdot B}$




See page 140

U04

HEX INVERTERS

positive logic:
 $Y = \overline{A}$




See page 144

02

QUADRUPLE 2-INPUT POSITIVE-NOR GATES

positive logic:
 $Y = \overline{A + B}$




See page 141

05

HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS

positive logic:
 $Y = \overline{A}$




See page 144

03

QUADRUPLE 2-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS

positive logic:
 $Y = \overline{A \cdot B}$




See page 142

06

HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

positive logic:
 $Y = \overline{A}$




See page 145

Pin Assignments

07

HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

positive logic:
 $Y = \bar{A}$




See page 145

11

TRIPLE 3-INPUT POSITIVE-AND GATES

positive logic:
 $Y = A \cdot B \cdot C$




See page 149

08

QUADRUPLE 2-INPUT POSITIVE-AND GATES

positive logic:
 $Y = A \cdot B$




See page 146

14

HEX SCHMITT-TRIGGER INVERTERS

positive logic:
 $Y = \bar{A}$




See page 150

09

QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

positive logic:
 $Y = A \cdot B$




See page 147

16

HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

positive logic:
 $Y = \bar{A}$




See page 151

10

TRIPLE 3-INPUT POSITIVE-NAND GATES

positive logic:
 $Y = \bar{A} \cdot \bar{B} \cdot \bar{C}$




See page 148

17

HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

positive logic:
 $Y = A$




See page 151

Pin Assignments

19

HEX SCHMITT-TRIGGER INVERTERS

positive logic:
 $Y = \bar{A}$




See page 152

26

QUADRUPLE 2-INPUT HIGH-VOLTAGE INTERFACE POSITIVE-NAND GATES

positive logic:
 $Y = \bar{A}\bar{B}$




See page 155

20

DUAL 4-INPUT POSITIVE-NAND GATES

positive logic:
 $Y = \bar{A} \cdot \bar{B} \cdot \bar{C} \cdot \bar{D}$




NC – No internal connection

See page 153

27

TRIPLE 3-INPUT POSITIVE-NOR GATES

positive logic:
 $Y = \bar{A} + \bar{B} + \bar{C}$




See page 155

21

DUAL 4-INPUT POSITIVE-AND GATES

positive logic:
 $Y = A \cdot B \cdot C \cdot D$




NC – No internal connection

See page 154

30

8-INPUT POSITIVE-NAND GATES

positive logic:
 $Y = \bar{A} \cdot \bar{B} \cdot \bar{C} \cdot \bar{D} \cdot \bar{E} \cdot \bar{F} \cdot \bar{G} \cdot \bar{H}$




NC – No internal connection

See page 156

25

DUAL 4-INPUT POSITIVE-NOR GATES WITH STROBE


positive logic:
 $Y = \bar{G}(\bar{A} + \bar{B} + \bar{C} + \bar{D})$



See page 154

31

DELAY ELEMENTS




NC – No internal connection

See page 156

32

QUADRUPLE 2-INPUT POSITIVE OR GATES

positive logic:
 $Y = A + B$




See page 157

33

QUADRUPLE 2-INPUT POSITIVE-NOR BUFFERS WITH OPEN-COLLECTOR OUTPUTS

positive logic:
 $Y = \overline{A + B}$




See page 158

35

HEX NONINVERTERS WITH OPEN-COLLECTOR OUTPUTS

positive logic:
 $Y = A$




See page 158

37

QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS

positive logic:
 $Y = \overline{A \cdot B}$




See page 159

38

QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS


positive logic:
 $Y = \overline{A \cdot B}$



See page 159

42


4-LINE-TO-10-LINE DECODERS



See page 160

45

BCD-TO-DECIMAL DECODER/DRIVER




See page 162

Pin Assignments

47

BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS



See page 164


51

AND-OR-INVERT GATES

'S1, 'S51 DUAL 2-WIDE 2-INPUT

positive logic:

$$Y = AB + CD$$




AND-OR-INVERT GATES

'LS51 2-WIDE 3-INPUT, 2-WIDE 2-INPUT

positive logic:

$$1Y = (1A \cdot 1B \cdot 1C) + (1D \cdot 1E \cdot 1F)$$

$$2Y = (2A \cdot 2B) + (2C \cdot 2D)$$




See page 166

64

4-2-3-2 INPUT AND-OR INVERT GATE

positive logic:


$$Y = ABCD + EF + GHI + JK$$



See page 167

73


DUAL J-K FLIP-FLOPS WITH CLEAR



See page 168

74


DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR



See page 170

75

4-BIT BISTABLE LATCHES




See page 172

Pin Assignments

85


4-BIT MAGNITUDE COMPARATORS



See page 173

93

4-BIT BINARY COUNTERS




See page 177

86

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

positive logic:


$$Y = A \oplus B \text{ or } Y = \bar{A}B + A\bar{B}$$



See page 174

97


SYNCHRONOUS 6-BIT BINARY RATE MULTIPLIER



See page 178

90


DECADE COUNTER



See page 175

107


DUAL J-K FLIP-FLOPS WITH CLEAR



See page 180

92


DIVIDE-BY-TWELVE COUNTERS



See page 176

109

DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR




See page 182

Pin Assignments

112


DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR



See page 184

124


DUAL VOLTAGE-CONTROLLED OSCILLATORS WITH ENABLE INPUTS



See page 189

121

MONOSTABLE MULTIVIBRATOR




NC - No internal connection

See page 186

125

QUADRUPLE BUS BUFFER GATES WITH THREE-STATE OUTPUTS


positive logic:
 $Y = A$



See page 190

122

RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH CLEAR




NC - No internal connection

See page 187

126

QUADRUPLE BUS BUFFER GATES WITH THREE-STATE OUTPUTS


positive logic:
 $Y = A$



See page 191

123

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH CLEAR




See page 188

128

SN54128...75-Ω LINE DRIVER
SN74128...50-Ω LINE DRIVER

positive logic:
 $Y = A + B$




See page 192

Pin Assignments

132

QUADRUPLE 2-INPUT POSITIVE-NAND SCHMITT TRIGGERS


positive logic:
 $Y = A \cdot B$



See page 192

138

3-TO-8-LINE DECODERS/DEMULPLEXERS




See page 196

133

13-INPUT POSITIVE-NAND GATES

positive logic:


$$Y = A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H \cdot I \cdot J \cdot K \cdot L \cdot M$$



See page 193

139

DUAL 2-TO-4-LINE DECODERS/DEMULPLEXERS




See page 198

136

QUAD 2-INPUT EXCLUSIVE-OR GATES WITH OPEN COLLECTOR OUTPUTS

positive logic:

$$Y = A \oplus B = \bar{A}B + A\bar{B}$$




See page 193

140

DUAL 4-INPUT POSITIVE-NAND 50-Ω LINE DRIVERS

positive logic:

$$Y = ABCD$$




NC - No internal connection

See page 200

137


3-TO 8-LINE DECODERS/DEMULPLEXERS WITH ADDRESS LATCHES



See page 194

145

BCD-TO-DECIMAL DECODERS/DRIVERS FOR LAMPS, RELAYS, MOS




See page 201

Pin Assignments

147


10-TO-4 LINE PRIORITY ENCODER



See page 202

151


8-TO-1 LINE DATA SELECTORS/MULTIPLEXERS



See page 208

148


8-TO-3-LINE OCTAL PRIORITY ENCODERS



See page 204

153


DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS



See page 210

150


1-OF-16 DATA SELECTOR



See page 206

154

4-LINE TO 16-LINE DECODER/DEMULTIPLEXER




See page 212

Pin Assignments

155

156

DECODERS/DEMULTEPLEXERS




See page 214, 216

161

163

SYNCHRONOUS 4-BIT BINARY COUNTERS




See page 224, 226

157

158


QUAD 2-TO 1-LINE DATA SELECTORS/MULTIPLEXERS



See page 218, 220

164


8-BIT PARALLEL OUTPUT SERIAL SHIFT REGISTERS



See page 228

159


4-TO-16 LINE DECODER/DEMULTEPLEXER



See page 222

165

8-BIT SHFT REGISTERS




See page 230

Pin Assignments

166


8-BIT SHIFT REGISTERS



See page 232

169


4-BIT UP/DOWN SYNCHRONOUS BINARY COUNTERS



See page 234

170


4-BY-4-REGISTER FILES



See page 236

173


4-BIT D-TYPE REGISTERS



See page 238

174


HEX D-TYPE FLIP-FLOPS



See page 240

175


QUAD D-TYPE FLIP-FLOPS



See page 241

181

ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS




See page 242

Pin Assignments

182


LOOK-AHEAD CARRY GENERATORS



See page 244

193

SYNCHRONOUS UP/DOWN DUAL CLOCK COUNTERS




See page 252

190

191


SYNCHRONOUS UP/DOWN DUAL CLOCK COUNTERS



See page 246, 248

194


4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS



See page 254

192


PRESETTABLE SYNCHRONOUS 4-BIT UP/DOWN COUNTERS



See page 250

195

4-BIT PARALLEL-ACCESS SHIFT REGISTERS




See page 256

Pin Assignments

221


DUAL MONOSTABLE MULTIVIBRATORS



See page 258

241


OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS



See page 266

237


3-TO-8 LINE DECODER DEMULTIPLEXER WITH ADDRESS LATCHES



See page 260

243

QUADRUPLE BUS TRANSCEIVERS




NC – No internal connection

See page 268

238


3-TO-8-LINE DECODERS/DEMULTIPLEXERS



See page 262

244


OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS



See page 270

240


OCTAL BUFFERS/LINE DRIVERS/LINE RECEIVERS



See page 264

245


OCTAL BUSTRANSCEIVERS



See page 272


Pin Assignments

247 BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS WITH RIPPLE BLANKING




See page 274

257 QUAD DATA SELECTORS/MULTIPLEXERS




See page 282

250 1-OF-16 DATA GENERATOR/MULTIPLEXER




See page 276

258 QUAD DATA SELECTORS/MULTIPLEXERS




See page 284

251 DATA SELECTORS/MULTIPLEXERS




See page 278

259 8-BIT ADDRESSABLE LATCHES



See page 286


253 DUAL DATA SELECTORS/MULTIPLEXERS



See page 280

260 DUAL 5-INPUT POSITIVE-NOR GATES

positive logic:
 $Y = A + B + C + D + E$



See page 288

Pin Assignments


265

QUAD COMPLEMENTARY-OUTPUT ELEMENTS

positive logic:

$$Y = \bar{A}, W = A$$


$$Y = AB, W = AB$$



See page 289

279

QUAD S-R LATCHES




See page 293

266

QUAD 2-INPUT EXCLUSIVE-NOR GATES WITH OPEN-COLLECTOR OUTPUTS

positive logic:


$$Y = A \oplus B$$



See page 290

280


9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS



See page 294

273


OCTAL D-TYPE FLIP-FLOPS



See page 291

283


4-BIT BINARY FULL ADDERS



See page 296

276


QUAD J-K FLIP-FLOPS



See page 292

286

9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS WITH BUS DRIVER PARITY I/O PORT




See page 298

Pin Assignments

292


PROGRAMMABLE FREQUENCY DIVIDER/DIGITAL TIMER



See page 300

298


QUAD 2-INPUT MULTIPLEXERS WITH STORAGE



See page 308

293


4-BIT BINARY COUNTERS



See page 302

299


8-BIT BIDIRECTIONAL UNIVERSAL SHIFT/STORAGE REGISTERS



See page 310

294


PROGRAMMABLE FREQUENCY DIVIDER/DIGITAL TIMER



See page 304

321


CRYSTAL-CONTROLLED OSCILLATOR



See page 312

297


DIGITAL PHASE-LOCKED-LOOP FILTERS



See page 306

323

8-BIT BIDIRECTIONAL SHIFT/STORAGE REGISTERS




See page 314

Pin Assignments

348

8-LINE TO 3-LINE PRIORITY ENCODER




See page 316

354

356


8-INPUT MULTIPLEXERS/REGISTERS 3-STATE



See page 318, 320

365

HEX BUS DRIVERS




See page 322

366

HEX BUS DRIVERS


HEX BUFFERS/LINE DRIVERS 3-STATE



See page 323

367


HEX BUS DRIVERS



See page 324

368


HEX BUS DRIVERS



See page 324

373

OCTAL D-TYPE LATCHES




See page 325

Pin Assignments

374


OCTAL D-TYPE FLIP-FLOPS



See page 326

390


DUAL DECADE COUNTERS



See page 330

375


4-BIT BISTABLE LATCHES



See page 327

393


DUAL 4-BIT BINARY COUNTERS



See page 331

377


OCTAL D-TYPE FLIP-FLOPS



See page 328

395


4-BIT UNIVERSAL SHIFT REGISTERS



See page 332

378


HEX D-TYPE FLIP-FLOPS



See page 329

399

QUAD 2-INPUT MULTIPLEXER WITH STORAGE



See page 334