

Reference: An Embedded Software Primer By David E. Simon (two copies in lab for checkout)

CSE466

Figure 4.4 Classic Shared-Data Problem Static int iTemperatures[2]; Void interrupt vReadTemperatures (void) { iTemperatures[0] = !! read in value from hardware iTemperatures[1] = !! read in value from hardware (continued)





1









4. INTERRUPT

- 4.3 The Shared-Data Problem 2
- Solving the Shared Data Problem
 - Use disable and enable interrupt instructions when task code accesses shared data
 - Code in Fig 4.7 solves the problem, since even if the hardware asserts an interrupt signal to read the new temperature values (in the handler), the microprocessor will complete the task code first
 - If the task code is in C, the compiler will insert enable/disable instructions in the corresponding assembly code (See Fig 4.8)
 - If the task code in C doesn't have enable/disable constructs, then the embedded
 programmer must use other mechanisms to allow enable/disable of interrupts
 - Other ways: Atomic or Critical Section code segments for enable/disable interrupt

Figure 4.7 Disabling Interrupts Solves the Shared Data Problem from Figure 4.4

- Static int iTemperatures[2];
- Void interrupt vReadTemperatures (void)
- iTemperatures[0] = !! read in value from hardware iTemperatures[1] = !! read in value from hardware

(continued)







- Fig 4.11 lists a solution that works when the assembly code for the *return* statement is a long-MOVE. It doesn't if it takes multiple short-MOVE operations
- Fig 4.12 lists a solution that reads/re-reads time value without using explicit enable/disable. It works
 best if compiler optimization is in check to avoid skipping the *re-read* or *while* statement by using
 the <u>valatile</u> keyword to declare the shared data/variable













4. INTERPUPTS 4. A Interrupt Latency 5. Move long does it take for my embedded system to respond to external stimulus (or interrupt), when the signal is asserted?: 9. Demo is move interrupt disabled (service time or handling time) 9. How long is the interrupt disabled (service time or handling time) 9. Time it takes to execute/handle the higher priority interrupt (than the current one) 9. Time it takes the microprocessor to save context and jump to the handle: 9. Time it takes the handler to save the context and start 'responsive' work 9. Executing each of the time periods 9. A Time it takes the handler to save the context and start 'responsive' work 9. Executing each of the time periods 9. (i) Look-up and add-up the instruction cycle times for individual instructions: 9. (i) Look-up from the microprocessor manufacturer's manuals

4. INTERRUPTS

• 4.4 Interrupt Latency – 1

- Latency as a function of the time an *interrupt is disabled*
- E.g., given (the following parameters of a system):
 - Disable time: 125 usec for accessing shared variables in task code
 - Disable time: 250 usec for accessing time variables/values from a timer interrupt
 - Disable time: 625 usec for responding to interprocessor signals
- Will the system work under these constraints?
 - Yes, because after the first 125 usec (task code), the timer and processor interrupt requests will be asserted: the next 250 usec the timer is handled, at which point the clock value will be 375 usec. The processor is then handled (after the 250 usec time), for the next 375 usec – plenty of time to finish before the 625 usec deadline.
 - (See Fig 4.13)
 - If the microprocessor speed is cut in half, all handling and disabled times will double, and under the same constraints, the system will not work.
 - Adding a network handler with higher priority (than the processor), will cause latency problems and won't work (See Fig 4.14)







Figure 4.15 Avoiding Disabling Interrupts

Static int iTemperaturesA[2]; Static int iTemperaturesB[2]; Static BOOL fTaskCodeUsingTempsB = FALSE;

Void interrupt vReadTemperatures (void)

if (fTaskCodeUsingTempsB)

iTemperaturesA[0] = !! read in value from hardware iTemperaturesA[1] = !! read in value from hardware

else

iTemperaturesB[0] = !! read in value from hardware iTemperaturesB[1] = !! read in value from hardware

(continued)

Figure 4.15 (continued) void main (void) { while (TRUE) { if (fTaskCodeUsingTempsB)

fTaskCodeUsingTempsB = ! fTaskCodeUsingTempsB;

Figure 4.16 A Circular Queue Without Disabling Interrupts #define QUEUE_SIZE 100 int iTemperatureQueue[QUEUE_SIZE]; int iHead = 0; /* Place to add next item */ /* Place to read next item */ int iTail = 0; void interrupt vReadTemperatures (void) /* If the queue is not full . . . */ if (!((iHead + 2 = = iTail)) $(iHead = QUEUE_SIZE - 2 & & iTail = = 0)))$ iTemperatureQueue[iHead] = !! read one temperature; iTemperatureQueue[iHead+1] = !! read other temperature; iHead += 2; if (iHead = = QUEUE_SIZE) iHead = 0;else !! throw away next value (continued)





5.0 SURVEY OF SOFTWARE ARCHITECTURES

• 5.0 Overview

- The basic 'computational model' that helps structuring or organizing the components of your embedded software
- The underlying criterion is: how much (logical) control is needed to satisfy the required system 'response time.'
- Other factors affecting 'response' are: processor speed, system overhead
- Guides:
 - A simple architecture: if response time is not a major issue
 - A complex architecture: if there are multiple, rapid deadline and priority require

- Topics:

- Round-robin - simple
- Round-robin with interrupts - fairly complex
- Function-queue-scheduling - complex · Real-time operating system
 - very complex



5.0 SURVEY OF SOFTWARE ARCHITECTURES

- 5.1 Round-Robin Architecture
- Advantages:
- Simple
- No interrupts and no shared data
- No response latency (and no overhead)
- More suitable for systems that require one-at-a-time operation (e.g., digital watches, microwave ovens with simple functionality)
- Disadvantages:
 - If any device or service/processing needs *response* in less time than it takes the microprocessor to complete processing any system component (e.g., a loop, a module, a basic functionality) – then RR won't work
 - Adding more functionality, devices, or service/processing introduces potential 'timing' or 'response time' problems, which weakens the RR arch







5.0 SURVEY OF SOFTWARE ARCHITECTURES

• 5.2 Round-Robin with Interrupts

- Offers more control over priorities via hardware interrupts
- Interrupt handlers implement higher priority functions (allowing the assignment of levels of priority among devices/handlers) The handlers set flags, which are polled by the task code to continue when the handlers complete their job
- Advantage:
- Setting and controlling using priorities
- Disadvantage: Danger of having shared data
- · Priorities set in hardware

Figure 5.4 Round-Robin with Interrupts Architecture	
BOOL fDeviceA - FALSE; BOOL fDeviceB - FALSE;	
BOOL fDeviceZ - FALSE; void interrupt vHandleDeviceA (void)	
(<i>II Take care of I/O Device A</i> fDeviceA - TRUE; }	
void interrupt vHandleDeviceB (void) { { //////////////////////////////////	
fDeviceB - TRUE;) :	
void interrupt vHandleDeviceZ (void) [<i>!! Take care of I/O Device Z</i> fDeviceZ - TRUE;	
) (continued)	



Figure 5.5 Priority	v Levels for Round-R	obin Architectures
High-priority	Round-robin	Round-robin with interrupts
processing		Device A ISR
		Device B ISR Device C ISR
	Everything	Device D ISR Device ISR
		Device Z ISR All Task Code
Low-priority		
processing		



5.0 SURVEY OF SOFTWARE ARCHITECTURES

• 5.3 Function-Queue-Scheduling Architecture

- Improves the response time of higher priority tasks.
- Interrupt routines add function-pointers to a queue for the main task to execute
- The main task continuously scans the queue and executes the corresponding function
- Allows placing function-pointers in the queue based on preferred priority scheme (placement is done by a supporting/auxiliary routine invoked by the handlers)

- Characteristics:

- The worst-case response time for highest-priority tasks is: sum(longest task code, any interrupts this
 generates), and not the sum of the response times of all the handlers
- The response time for lowest-priority tasks could be long when their code segments are long

Figure 5.8 Function-Queue-Scheduling Architecture 11 Queue of function pointers; void interrupt vHandleDeviceA (void) { 11 Take care of I/O Device A 11 Put function_A on queue of function pointers } void interrupt vHandleDeviceB (void) { 11 Take care of I/O Device B 11 Put function_B on queue of function pointers } (continued)



