



Some usual stuff

- Today's office hours in 006 at 4:30
- _n Grading
 - Homework 2 back today (average: 45/50)
 - _n I have old HW1/project 1/midterms, pick up at the end
- Project 3 out next Monday
 - _n VM emulation and page replacement: nice and easy
- n Today:
 - _n Midterm problem 2
 - Project 2 clear up a few issues; questions
 - Some more VM practice problems

```
Midterm question 2
Class ReaderWriterLock {
    Semaphore mutex = 1,
    OkToRead = 0,
    OkToWriter = 0;
    int AR=0, // # of readers that have acquired a read lock
    WR=0, // # of writers that have acquire a read lock
    AW=0, // # of writers that have acquired a write lock
    WW=0; // # of writers that are waiting for a write lock
```







Issues

- a) Why is this deadlock-free?
- b) scheduling policy...
- c) fix writer starvation
 - i. writers run exclusively
 - ii. readers may run concurrently with other readers
 - iii. when any reader is granted a readlock, then all readers waiting for a readlock **at that time** are also granted readlocks
 - iv. no additional readers are granted readlocks if any writer has requested a writelock
- d) fix reader starvation

P2 part 4 – interrupts vs locks

- n In general, what are the problems with just disabling interrupts everywhere?
- n It's probably ok to disable interrupts in most of your library code
 - _n It's short
 - We don't care about performance
- Most important thing: get it working



Webserver w/user threads

- n Might not work!!!
 - _n Synchronous I/O
 - E.g. accept() problem
 - yield() in main thread after handing off the socket id makes things better
- _n Use pthreads for part 5 and part 6
- n We won't test sioux with user threads

7



Part 6


- ⁿ Keep in mind clients and server probably have the same bandwidth if run on two CSE hosts!
- Best to run webclient with –l 1 (i.e. one loop per client) for 5 and 25 clients
 - _n Easier to explain what you see
 - n If you want to average, run webclient multiple times

8



Project 2 – last questions?

ç







VM exercise 2

- Consider a program consisting of 25% load/store instructions.
 - What is the base # of memory accesses per executed instruction with no virtual memory?
 - Assuming a VM setup with three-level page tables and no TLB, how many extra memory accesses per instruction executed does this program need?
 - $_{\rm n}$ What if we have a TLB with a 95% hit rate? With 100% hit rate?

12






TLB size

Step through a huge array in such a way that each access goes to a different page

Step an increasing number of times

look for timing increases

Determining Data TLB size for Pentium 4



Example Page Sizes Computer Page Size n Atlas 512 48-bit words n Honeywell-Multics 1024 36-bit words n IBM 370/XA and 370/ESA 4 Kbytes _n VAX family 512 bytes _n IBM AS/400 512 bytes _n DEC Alpha 8 Kbytes n MIPS 4 kbytes to 16 Mbytes _n UltraSPARC 8 Kbytes to 4 Mbytes 4 Kbytes or 4 Mbytes _n Pentium n PowerPc 4 Kbytes n IA-64 4 Kbytes to 4 Gbytes