NOTE: The Intel 64 and IA-32 Architectures Software Developer’s Manual consists of five volumes: Basic Architecture, Order Number 253665; Instruction Set Reference A-M, Order Number 253666; Instruction Set Reference N-Z, Order Number 253667; System Programming Guide, Part 1, Order Number 253668; System Programming Guide, Part 2, Order Number 253669. Refer to all five volumes when evaluating your design needs.
CHAPTER 4
INSTRUCTION SET REFERENCE, N-Z

4.1 INSTRUCTIONS (N-Z)

NEG—Two’s Complement Negation

Description

Replaces the value of operand (the destination operand) with its two’s complement. (This operation is equivalent to subtracting the operand from 0.) The destination operand is located in a general-purpose register or a memory location.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, the instruction’s default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

Operation

IF DEST = 0
  THEN CF ← 0;
  ELSE CF ← 1;
FI;
DEST ← [- (DEST)]

Flags Affected

The CF flag set to 0 if the source operand is 0; otherwise it is set to 1. The OF, SF, ZF, AF, and PF flags are set according to the result.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F6 /3</td>
<td>NEG r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Two’s complement negate r/m8.</td>
</tr>
<tr>
<td>REX + F6 /3</td>
<td>NEG r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Two’s complement negate r/m8.</td>
</tr>
<tr>
<td>F7 /3</td>
<td>NEG r/m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Two’s complement negate r/m16.</td>
</tr>
<tr>
<td>F7 /3</td>
<td>NEG r/m32</td>
<td>Valid</td>
<td>Valid</td>
<td>Two’s complement negate r/m32.</td>
</tr>
<tr>
<td>REX.W + F7 /3</td>
<td>NEG r/m64</td>
<td>Valid</td>
<td>N.E.</td>
<td>Two’s complement negate r/m64.</td>
</tr>
</tbody>
</table>

Notes:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.
Protected Mode Exceptions

#GP(0) If the destination is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) For a page fault.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
NOP—No Operation

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>90</td>
<td>NOP</td>
<td>Valid</td>
<td>Valid</td>
<td>One byte no-operation instruction.</td>
</tr>
<tr>
<td>0F 1F /0</td>
<td>NOP  r/m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Multi-byte no-operation instruction.</td>
</tr>
<tr>
<td>0F 1F /0</td>
<td>NOP  r/m32</td>
<td>Valid</td>
<td>Valid</td>
<td>Multi-byte no-operation instruction.</td>
</tr>
</tbody>
</table>

**Description**

This instruction performs no operation. It is a one-byte or multi-byte NOP that takes up space in the instruction stream but does not impact machine context, except for the EIP register.

The multi-byte form of NOP is available on processors with model encoding:
- CPUID.01H.EAX[Bytes 11:8] = 0110B or 1111B

The multi-byte NOP instruction does not alter the content of a register and will not issue a memory operation. The instruction’s operation is the same in non-64-bit modes and 64-bit mode.

**Operation**

The one-byte NOP instruction is an alias mnemonic for the XCHG (E)AX, (E)AX instruction.

The multi-byte NOP instruction performs no operation on supported processors and generates undefined opcode exception on processors that do not support the multi-byte NOP instruction.

The memory operand form of the instruction allows software to create a byte sequence of "no operation" as one instruction. For situations where multiple-byte NOPs are needed, the recommended operations (32-bit mode and 64-bit mode) are:

<table>
<thead>
<tr>
<th>Length</th>
<th>Assembly</th>
<th>Byte Sequence</th>
</tr>
</thead>
<tbody>
<tr>
<td>2 bytes</td>
<td>66 NOP</td>
<td>66 90H</td>
</tr>
<tr>
<td>3 bytes</td>
<td>NOP DWORD ptr [EAX]</td>
<td>0F 1F 00H</td>
</tr>
<tr>
<td>4 bytes</td>
<td>NOP DWORD ptr [EAX + 00H]</td>
<td>0F 1F 40 00H</td>
</tr>
<tr>
<td>5 bytes</td>
<td>NOP DWORD ptr [EAX + EAX*1 + 00H]</td>
<td>0F 1F 44 00 00H</td>
</tr>
<tr>
<td>6 bytes</td>
<td>66 NOP DWORD ptr [EAX + EAX*1 + 00H]</td>
<td>66 0F 1F 44 00 00H</td>
</tr>
</tbody>
</table>

Table 4-1. Recommended Multi-Byte Sequence of NOP Instruction
Table 4-1. Recommended Multi-Byte Sequence of NOP Instruction (Contd.)

<table>
<thead>
<tr>
<th>Length</th>
<th>Assembly</th>
<th>Byte Sequence</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 bytes</td>
<td>NOP DWORD ptr [EAX + 00000000H]</td>
<td>0F 1F 80 00 00 00 00H</td>
</tr>
<tr>
<td>8 bytes</td>
<td>NOP DWORD ptr [EAX + EAX*1 + 00000000H]</td>
<td>0F 1F 84 00 00 00 00H</td>
</tr>
<tr>
<td>9 bytes</td>
<td>66 NOP DWORD ptr [EAX + EAX*1 + 00000000H]</td>
<td>66 0F 1F 84 00 00 00 00H</td>
</tr>
</tbody>
</table>

Flags Affected
None.

Exceptions (All Operating Modes)
None.
NOT—One’s Complement Negation

Description
Performs a bitwise NOT operation (each 1 is set to 0, and each 0 is set to 1) on the destination operand and stores the result in the destination operand location. The destination operand can be a register or a memory location.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, the instruction’s default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

Operation
DEST ← NOT DEST;

Flags Affected
None.

Protected Mode Exceptions

#GP(0)   If the destination operand points to a non-writable segment.
         If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
         If the DS, ES, FS, or GS register contains a NULL segment selector.

#SS(0)   If a memory operand effective address is outside the SS segment limit.

#PF(fault-code)   If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
INSTRUCTION SET REFERENCE, N-Z

OR—Logical Inclusive OR

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0C ib</td>
<td>OR AL, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>AL OR imm8.</td>
</tr>
<tr>
<td>0D iw</td>
<td>OR AX, imm16</td>
<td>Valid</td>
<td>Valid</td>
<td>AX OR imm16.</td>
</tr>
<tr>
<td>0D id</td>
<td>OR EAX, imm32</td>
<td>Valid</td>
<td>Valid</td>
<td>EAX OR imm32.</td>
</tr>
<tr>
<td>REX.W + 0D id</td>
<td>OR RAX, imm32</td>
<td>Valid</td>
<td>N.E.</td>
<td>RAX OR imm32 (sign-extended).</td>
</tr>
<tr>
<td>80 /1 ib</td>
<td>OR r/m8, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>r/m8 OR imm8.</td>
</tr>
<tr>
<td>REX + 80 /1 ib</td>
<td>OR r/m8*, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>r/m8 OR imm8.</td>
</tr>
<tr>
<td>81 /1 iw</td>
<td>OR r/m16, imm16</td>
<td>Valid</td>
<td>Valid</td>
<td>r/m16 OR imm16.</td>
</tr>
<tr>
<td>81 /1 id</td>
<td>OR r/m32, imm32</td>
<td>Valid</td>
<td>Valid</td>
<td>r/m32 OR imm32.</td>
</tr>
<tr>
<td>REX.W + 81 /1 id</td>
<td>OR r/m64, imm32</td>
<td>Valid</td>
<td>N.E.</td>
<td>r/m64 OR imm32 (sign-extended).</td>
</tr>
<tr>
<td>83 /1 ib</td>
<td>OR r/m16, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>r/m16 OR imm8 (sign-extended).</td>
</tr>
<tr>
<td>83 /1 ib</td>
<td>OR r/m32, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>r/m32 OR imm8 (sign-extended).</td>
</tr>
<tr>
<td>REX.W + 83 /1 ib</td>
<td>OR r/m64, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>r/m64 OR imm8 (sign-extended).</td>
</tr>
<tr>
<td>08 /r</td>
<td>OR r/m8, r8</td>
<td>Valid</td>
<td>Valid</td>
<td>r/m8 OR r8.</td>
</tr>
<tr>
<td>REX + 08 /r</td>
<td>OR r/m8*, r8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>r/m8 OR r8.</td>
</tr>
<tr>
<td>09 /r</td>
<td>OR r/m16, r16</td>
<td>Valid</td>
<td>Valid</td>
<td>r/m16 OR r16.</td>
</tr>
<tr>
<td>09 /r</td>
<td>OR r/m32, r32</td>
<td>Valid</td>
<td>Valid</td>
<td>r/m32 OR r32.</td>
</tr>
<tr>
<td>REX.W + 09 /r</td>
<td>OR r/m64, r64</td>
<td>Valid</td>
<td>N.E.</td>
<td>r/m64 OR r64.</td>
</tr>
<tr>
<td>0A /r</td>
<td>OR r8, r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>r8 OR r/m8.</td>
</tr>
<tr>
<td>REX + 0A /r</td>
<td>OR r8*, r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>r8 OR r/m8.</td>
</tr>
<tr>
<td>0B /r</td>
<td>OR r16, r/m16</td>
<td>Valid</td>
<td>Valid</td>
<td>r16 OR r/m16.</td>
</tr>
<tr>
<td>0B /r</td>
<td>OR r32, r/m32</td>
<td>Valid</td>
<td>Valid</td>
<td>r32 OR r/m32.</td>
</tr>
<tr>
<td>REX.W + 0B /r</td>
<td>OR r64, r/m64</td>
<td>Valid</td>
<td>N.E.</td>
<td>r64 OR r/m64.</td>
</tr>
</tbody>
</table>

NOTES:
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Description
Performs a bitwise inclusive OR operation between the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result of the OR instruction is
set to 0 if both corresponding bits of the first and second operands are 0; otherwise, each bit is set to 1.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, the instruction’s default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

**Operation**

DEST ← DEST OR SRC;

**Flags Affected**

The OF and CF flags are cleared; the SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.

**Protected Mode Exceptions**

- **#GP(0)** If the destination operand points to a non-writable segment.
  - If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
  - If the DS, ES, FS, or GS register contains a NULL segment selector.
- **#SS(0)** If a memory operand effective address is outside the SS segment limit.
- **#PF(fault-code)** If a page fault occurs.
- **#AC(0)** If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

**Real-Address Mode Exceptions**

- **#GP** If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- **#SS** If a memory operand effective address is outside the SS segment limit.

**Virtual-8086 Mode Exceptions**

- **#GP(0)** If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- **#SS(0)** If a memory operand effective address is outside the SS segment limit.
- **#PF(fault-code)** If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

**Compatibility Mode Exceptions**

Same as for protected mode exceptions.

**64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
ORPD—Bitwise Logical OR of Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 56 /r</td>
<td>ORPD xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Bitwise OR of xmm2/m128 and xmm1.</td>
</tr>
</tbody>
</table>

**Description**

Performs a bitwise logical OR of the two packed double-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the result in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

\[ \text{DEST}[127:0] \leftarrow \text{DEST}[127:0] \text{ BitwiseOR SRC}[127:0]; \]

**Intel® C/C++ Compiler Intrinsic Equivalent**

ORPD _m128d _mm_or_pd(_m128d a, _m128d b)

**SIMD Floating-Point Exceptions**

None.

**Protected Mode Exceptions**

- **#GP(0)** For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
  
  If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

- **#SS(0)** For an illegal address in the SS segment.

- **#PF(fault-code)** For a page fault.

- **#NM** If CR0.TS[bit 3] = 1.

- **#UD** If CR0.EM[bit 2] = 1.
  
  If CR4.OSFXSR[bit 9] = 0.
  
  If CPUID.01H:EDX.SSE2[bit 26] = 0.
Real-Address Mode Exceptions

#GP(0)  If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
        If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM    If CR0.TS[bit 3] = 1.
#UD    If CR0.EM[bit 2] = 1.
        If CR4.OSFXSR[bit 9] = 0.
        If CPUID.01H:EDX.SSE2[bit 26] = 0.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)  For a page fault.

Compatibility Mode Exceptions

Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0)  If a memory address referencing the SS segment is in a non-canonical form.
#GP(0)  If the memory address is in a non-canonical form.
        If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#PF(fault-code)  For a page fault.
#NM    If CR0.TS[bit 3] = 1.
#UD    If CR0.EM[bit 2] = 1.
        If CR4.OSFXSR[bit 9] = 0.
        If CPUID.01H:EDX.SSE2[bit 26] = 0.
ORPS—Bitwise Logical OR of Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OF 56  /r</td>
<td>ORPS xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Bitwise OR of xmm2/m128 and xmm1.</td>
</tr>
</tbody>
</table>

**Description**

Performs a bitwise logical OR of the four packed single-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the result in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

DEST[127:0] ← DEST[127:0] BitwiseOR SRC[127:0];

**Intel C/C++ Compiler Intrinsic Equivalent**

ORPS _m128 _mm_or_ps(_m128 a, _m128 b)

**SIMD Floating-Point Exceptions**

None.

**Protected Mode Exceptions**

#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.

If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

#SS(0) For an illegal address in the SS segment.

#PF(fault-code) For a page fault.

#NM If CR0.TS[bit 3] = 1.

#UD If CR0.EM[bit 2] = 1.

If CR4.OSFXSR[bit 9] = 0.

If CPUID.01H:EDX.SSE[bit 25] = 0.
INSTRUCTION SET REFERENCE, N-Z

Real-Address Mode Exceptions

#GP(0) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside the effective address space from 0 to FFFFH.

#NM If CR0.TS[bit 3] = 1.

#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.

Compatibility Mode Exceptions

Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.
If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#PF(fault-code) For a page fault.

#NM If CR0.TS[bit 3] = 1.

#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.
OUT—Output to Port

<table>
<thead>
<tr>
<th>Opcode*</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>E6 ib</td>
<td>OUT imm8, AL</td>
<td>Valid</td>
<td>Valid</td>
<td>Output byte in AL to I/O port address imm8.</td>
</tr>
<tr>
<td>E7 ib</td>
<td>OUT imm8, AX</td>
<td>Valid</td>
<td>Valid</td>
<td>Output word in AX to I/O port address imm8.</td>
</tr>
<tr>
<td>E7 ib</td>
<td>OUT imm8, EAX</td>
<td>Valid</td>
<td>Valid</td>
<td>Output doubleword in EAX to I/O port address imm8.</td>
</tr>
<tr>
<td>EE</td>
<td>OUT DX, AL</td>
<td>Valid</td>
<td>Valid</td>
<td>Output byte in AL to I/O port address in DX.</td>
</tr>
<tr>
<td>EF</td>
<td>OUT DX, AX</td>
<td>Valid</td>
<td>Valid</td>
<td>Output word in AX to I/O port address in DX.</td>
</tr>
<tr>
<td>EF</td>
<td>OUT DX, EAX</td>
<td>Valid</td>
<td>Valid</td>
<td>Output doubleword in EAX to I/O port address in DX.</td>
</tr>
</tbody>
</table>

NOTES:

* See IA-32 Architecture Compatibility section below.

Description
Copies the value from the second operand (source operand) to the I/O port specified with the destination operand (first operand). The source operand can be register AL, AX, or EAX, depending on the size of the port being accessed (8, 16, or 32 bits, respectively); the destination operand can be a byte-immediate or the DX register. Using a byte immediate allows I/O port addresses 0 to 255 to be accessed; using the DX register as a source operand allows I/O ports from 0 to 65,535 to be accessed.

The size of the I/O port being accessed is determined by the opcode for an 8-bit I/O port or by the operand-size attribute of the instruction for a 16- or 32-bit I/O port.

At the machine code level, I/O instructions are shorter when accessing 8-bit I/O ports. Here, the upper eight bits of the port address will be 0.

This instruction is only useful for accessing I/O ports located in the processor’s I/O address space. See Chapter 13, “Input/Output,” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for more information on accessing I/O ports in the I/O address space.

This instruction’s operation is the same in non-64-bit modes and 64-bit mode.

IA-32 Architecture Compatibility
After executing an OUT instruction, the Pentium® processor insures that the EWBE# pin has been sampled active before it begins to execute the next instruction. (Note that the instruction can be prefetched if EWBE# is not active, but it will not be
executed until the EWBE# pin is sampled active.) Only the Pentium processor family has the EWBE# pin.

**Operation**

\[
\text{IF ((PE = 1) and ((CPL > IOPL) or (VM = 1)))}
\]
\[
\text{THEN (* Protected mode with CPL > IOPL or virtual-8086 mode *)}
\]
\[
\text{IF (Any I/O Permission Bit for I/O port being accessed = 1)}
\]
\[
\text{THEN (* I/O operation is not allowed *)}
\]
\[
\text{#GP(0);}
\]
\[
\text{ELSE (* I/O operation is allowed *)}
\]
\[
\text{DEST ← SRC; (* Writes to selected I/O port *)}
\]
\[
\text{FI;}
\]
\[
\text{ELSE (Real Mode or Protected Mode with CPL ≤ IOPL *)}
\]
\[
\text{DEST ← SRC; (* Writes to selected I/O port *)}
\]
\[
\text{FI;}
\]

**Flags Affected**

None.

**Protected Mode Exceptions**

#GP(0) If the CPL is greater than (has less privilege) the I/O privilege level (IOPL) and any of the corresponding I/O permission bits in TSS for the I/O port being accessed is 1.

**Real-Address Mode Exceptions**

None.

**Virtual-8086 Mode Exceptions**

#GP(0) If any of the I/O permission bits in the TSS for the I/O port being accessed is 1.

#PF(fault-code) If a page fault occurs.

**Compatibility Mode Exceptions**

Same as protected mode exceptions.

**64-Bit Mode Exceptions**

Same as protected mode exceptions.
OUTS/OUTSB/OUTSW/OUTSD—Output String to Port

<table>
<thead>
<tr>
<th>Opcode*</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>6E</td>
<td>OUTS DX, m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Output byte from memory location specified in DS:(E)SI or RSI to I/O port specified in DX**.</td>
</tr>
<tr>
<td>6F</td>
<td>OUTS DX, m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Output word from memory location specified in DS:(E)SI or RSI to I/O port specified in DX**.</td>
</tr>
<tr>
<td>6F</td>
<td>OUTS DX, m32</td>
<td>Valid</td>
<td>Valid</td>
<td>Output doubleword from memory location specified in DS:(E)SI or RSI to I/O port specified in DX**.</td>
</tr>
<tr>
<td>6E</td>
<td>OUTSB</td>
<td>Valid</td>
<td>Valid</td>
<td>Output byte from memory location specified in DS:(E)SI or RSI to I/O port specified in DX**.</td>
</tr>
<tr>
<td>6F</td>
<td>OUTSW</td>
<td>Valid</td>
<td>Valid</td>
<td>Output word from memory location specified in DS:(E)SI or RSI to I/O port specified in DX**.</td>
</tr>
<tr>
<td>6F</td>
<td>OUTSD</td>
<td>Valid</td>
<td>Valid</td>
<td>Output doubleword from memory location specified in DS:(E)SI or RSI to I/O port specified in DX**.</td>
</tr>
</tbody>
</table>

NOTES:
* See IA-32 Architecture Compatibility section below.
** In 64-bit mode, only 64-bit (RSI) and 32-bit (ESI) address sizes are supported. In non-64-bit mode, only 32-bit (ESI) and 16-bit (SI) address sizes are supported.

Description
Copies data from the source operand (second operand) to the I/O port specified with the destination operand (first operand). The source operand is a memory location, the address of which is read from either the DS:SI, DS:ESI or the RSI registers (depending on the address-size attribute of the instruction, 16, 32 or 64, respectively). (The DS segment may be overridden with a segment override prefix.) The destination operand is an I/O port address (from 0 to 65,535) that is read from the DX register. The size of the I/O port being accessed (that is, the size of the source and destination operands) is determined by the opcode for an 8-bit I/O port or by the operand-size attribute of the instruction for a 16- or 32-bit I/O port.
At the assembly-code level, two forms of this instruction are allowed: the “explicit-operands” form and the “no-operands” form. The explicit-operands form (specified with the OUTS mnemonic) allows the source and destination operands to be specified explicitly. Here, the source operand should be a symbol that indicates the size of the I/O port and the source address, and the destination operand must be DX. This explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the source operand symbol must specify the correct type (size) of the operand (byte, word, or doubleword), but it does not have to specify the correct location. The location is always specified by the DS:(E)SI or RSI registers, which must be loaded correctly before the OUTS instruction is executed.

The no-operands form provides “short forms” of the byte, word, and doubleword versions of the OUTS instructions. Here also DS:(E)SI is assumed to be the source operand and DX is assumed to be the destination operand. The size of the I/O port is specified with the choice of mnemonic: OUTSB (byte), OUTSW (word), or OUTSD (doubleword).

After the byte, word, or doubleword is transferred from the memory location to the I/O port, the SI/ESI/RSI register is incremented or decremented automatically according to the setting of the DF flag in the EFLAGS register. (If the DF flag is 0, the (E)SI register is incremented; if the DF flag is 1, the SI/ESI/RSI register is decremented.) The SI/ESI/RSI register is incremented or decremented by 1 for byte operations, by 2 for word operations, and by 4 for doubleword operations.

The OUTS, OUTSB, OUTSW, and OUTSD instructions can be preceded by the REP prefix for block input of ECX bytes, words, or doublewords. See “REP/REPE/REPZ/REPNE/REPNZ—Repeat String Operation Prefix” in this chapter for a description of the REP prefix. This instruction is only useful for accessing I/O ports located in the processor's I/O address space. See Chapter 13, “Input/Output,” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for more information on accessing I/O ports in the I/O address space.

In 64-bit mode, the default operand size is 32 bits; operand size is not promoted by the use of REX.W. In 64-bit mode, the default address size is 64 bits, and 64-bit address is specified using RSI by default. 32-bit address using ESI is support using the prefix 67H, but 16-bit address is not supported in 64-bit mode.

### IA-32 Architecture Compatibility

After executing an OUTS, OUTSB, OUTSW, or OUTSD instruction, the Pentium processor insures that the EWBE# pin has been sampled active before it begins to execute the next instruction. (Note that the instruction can be prefetched if EWBE# is not active, but it will not be executed until the EWBE# pin is sampled active.) Only the Pentium processor family has the EWBE# pin.

For the Pentium 4, Intel® Xeon®, and P6 processor family, upon execution of an OUTS, OUTSB, OUTSW, or OUTSD instruction, the processor will not execute the next instruction until the data phase of the transaction is complete.
Operation

IF ((PE = 1) and ((CPL > IOPL) or (VM = 1)))
    THEN (* Protected mode with CPL > IOPL or virtual-8086 mode *)
        IF (Any I/O Permission Bit for I/O port being accessed = 1)
            THEN (* I/O operation is not allowed *)
                #GP(0);
            ELSE (* I/O operation is allowed *)
                DEST ← SRC; (* Writes to I/O port *)
        FI;
    ELSE (Real Mode or Protected Mode or 64-Bit Mode with CPL ≤ IOPL *)
        DEST ← SRC; (* Writes to I/O port *)
    FI;

Byte transfer:
    IF 64-bit mode
        Then
            IF 64-Bit Address Size
                THEN
                    IF DF = 0
                        THEN RSI ← RSI RSI + 1;
                        ELSE RSI ← RSI or -1;
                    FI;
                    ELSE (* 32-Bit Address Size *)
                        IF DF = 0
                            THEN ESI ← ESI + 1;
                            ELSE ESI ← ESI - 1;
                        FI;
                FI;
            ELSE
                IF DF = 0
                    THEN (E)SI ← (E)SI + 1;
                    ELSE (E)SI ← (E)SI - 1;
                FI;
        FI;
    Word transfer:
    IF 64-bit mode
        Then
            IF 64-Bit Address Size
                THEN
                    IF DF = 0
                        THEN RSI ← RSI RSI + 2;
                        ELSE RSI ← RSI or -2;
                    FI;
ELSE (* 32-Bit Address Size *)
  IF DF = 0
      THEN ESI ← ESI + 2;
      ELSE ESI ← ESI - 2;
  FI;
  FI;
ELSE
  IF DF = 0
      THEN (E)SI ← (E)SI + 2;
      ELSE (E)SI ← (E)SI - 2;
  FI;
FI;
Doubleword transfer:
IF 64-bit mode
Then
  IF 64-Bit Address Size
      THEN
          IF DF = 0
              THEN RSI ← RSI RSI + 4;
              ELSE RSI ← RSI or - 4;
          FI;
      ELSE (* 32-Bit Address Size *)
          IF DF = 0
              THEN ESI ← ESI + 4;
              ELSE ESI ← ESI - 4;
          FI;
  FI;
ELSE
  IF DF = 0
      THEN (E)SI ← (E)SI + 4;
      ELSE (E)SI ← (E)SI - 4;
  FI;
Flags Affected
None.

Protected Mode Exceptions
#GP(0) If the CPL is greater than (has less privilege) the I/O privilege level (IOPL) and any of the corresponding I/O permission bits in TSS for the I/O port being accessed is 1.
If a memory operand effective address is outside the limit of the CS, DS, ES, FS, or GS segment.

If the segment register contains a NULL segment selector.

#PF(fault-code)  If a page fault occurs.

#AC(0)  If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

**Real-Address Mode Exceptions**

#GP  If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#SS  If a memory operand effective address is outside the SS segment limit.

**Virtual-8086 Mode Exceptions**

#GP(0)  If any of the I/O permission bits in the TSS for the I/O port being accessed is 1.

#PF(fault-code)  If a page fault occurs.

#AC(0)  If alignment checking is enabled and an unaligned memory reference is made.

**Compatibility Mode Exceptions**

Same as for protected mode exceptions.

**64-Bit Mode Exceptions**

#SS(0)  If a memory address referencing the SS segment is in a non-canonical form.

#GP(0)  If the CPL is greater than (has less privilege) the I/O privilege level (IOPL) and any of the corresponding I/O permission bits in TSS for the I/O port being accessed is 1.

If the memory address is in a non-canonical form.

#PF(fault-code)  If a page fault occurs.

#AC(0)  If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
INSTRUCTION SET REFERENCE, N-Z

PABSB/PABSW/PABSD — Packed Absolute Value

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 38 1C /r</td>
<td>PABSB mm1, mm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Compute the absolute value of bytes in mm2/m64 and store UNSIGNED result in mm1.</td>
</tr>
<tr>
<td>66 0F 38 1C /r</td>
<td>PABSB xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Compute the absolute value of bytes in xmm2/m128 and store UNSIGNED result in xmm1.</td>
</tr>
<tr>
<td>0F 38 1D /r</td>
<td>PABSW mm1, mm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Compute the absolute value of 16-bit integers in mm2/m64 and store UNSIGNED result in mm1.</td>
</tr>
<tr>
<td>66 0F 38 1D /r</td>
<td>PABSW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Compute the absolute value of 16-bit integers in xmm2/m128 and store UNSIGNED result in xmm1.</td>
</tr>
<tr>
<td>0F 38 1E /r</td>
<td>PABSD mm1, mm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Compute the absolute value of 32-bit integers in mm2/m64 and store UNSIGNED result in mm1.</td>
</tr>
<tr>
<td>66 0F 38 1E /r</td>
<td>PABSD xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Compute the absolute value of 32-bit integers in xmm2/m128 and store UNSIGNED result in xmm1.</td>
</tr>
</tbody>
</table>

Description

PABSB/W/D computes the absolute value of each data element of the source operand (the second operand) and stores the UNSIGNED results in the destination operand (the first operand). PABSB operates on signed bytes, PABSW operates on 16-bit words, and PABSD operates on signed 32-bit integers. The source operand can be an MMX register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX or an XMM register. Both operands can be MMX register or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

Operation

PABSB with 64 bit operands

Unsigned DEST[7..0] <- ABS(SRC[7..0])
Repeat operation for 2nd through 7th bytes
Unsigned DEST[63..56] <- ABS(SRC[63..56])
INSTRUCTION SET REFERENCE, N-Z

PABSB with 128 bit operands:
Unsigned DEST[7..0] <- ABS(SRC[7..0])
Repeat operation for 2nd through 15th bytes
Unsigned DEST[127..120] <- ABS(SRC[127..120])

PABSW with 64 bit operands:
Unsigned DEST[15..0] <- ABS(SRC[15..0])
Repeat operation for 2nd through 3rd 16-bit words
Unsigned DEST[63..48] <- ABS(SRC[63..48])

PABSW with 128 bit operands:
Unsigned DEST[15..0] <- ABS(SRC[15..0])
Repeat operation for 2nd through 7th 16-bit words
Unsigned DEST[127..112] <- ABS(SRC[127..112])

PABSD with 64 bit operands:
Unsigned DEST[31..0] <- ABS(SRC[31..0])
Unsigned DEST[63..32] <- ABS(SRC[63..32])

PABSD with 128 bit operands:
Unsigned DEST[31..0] <- ABS(SRC[31..0])
Repeat operation for 2nd through 3rd 32-bit double words
Unsigned DEST[127..96] <- ABS(SRC[127..96])

Intel C/C++ Compiler Intrinsic Equivalents
PABSB __m64 _mm_abs_pi8 (__m64 a)
PABSB __m128i _mm_abs_epi8 (__m128i a)
PABSW __m64 _mm_abs_pi16 (__m64 a)
PABSW __m128i _mm_abs_epi16 (__m128i a)
PABSD __m64 _mm_abs_pi32 (__m64 a)
PABSD __m128i _mm_abs_epi32 (__m128i a)

Protected Mode Exceptions
#GP(0): If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.
(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#UD If CR0.LE = 1.
(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
INSTRUCTION SET REFERENCE, N-Z

If CPUID.SSSE3(ECX bit 9) = 0.

#NM If TS bit in CR0 is set.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#AC(0) (64-bit operations only) If alignment checking is enabled and unaligned memory reference is made while the current privilege level is 3.

Real Mode Exceptions
#GP(0): If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.
(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
#UD: If CR0.EM = 1.
(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
If CPUID.SSSE3(ECX bit 9) = 0
#NM If TS bit in CR0 is set.
#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual 8086 Mode Exceptions
Same exceptions as in Real Address Mode.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and unaligned memory reference is made.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:ECX.SSSE3[bit 9] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
**INSTRUCTION SET REFERENCE, N-Z**

#PF(fault-code)  If a page fault occurs.

#AC(0)  (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PACKSSWB/PACKSSDW—Pack with Signed Saturation

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 63 /r</td>
<td>PACKSSWB mm1, mm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Converts 4 packed signed word integers from mm1 and from mm2/m64 into 8 packed signed byte integers in mm1 using signed saturation.</td>
</tr>
<tr>
<td>66 0F 63 /r</td>
<td>PACKSSWB xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Converts 8 packed signed word integers from xmm1 and from xmm2/m128 into 16 packed signed byte integers in xmm1 using signed saturation.</td>
</tr>
<tr>
<td>0F 6B /r</td>
<td>PACKSSDW mm1, mm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Converts 2 packed signed doubleword integers from mm1 and from mm2/m64 into 4 packed signed word integers in mm1 using signed saturation.</td>
</tr>
<tr>
<td>66 0F 6B /r</td>
<td>PACKSSDW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Converts 4 packed signed doubleword integers from xmm1 and from xmm2/m128 into 8 packed signed word integers in xmm1 using signed saturation.</td>
</tr>
</tbody>
</table>

**Description**

Converts packed signed word integers into packed signed byte integers (PACKSSWB) or converts packed signed doubleword integers into packed signed word integers (PACKSSDW), using saturation to handle overflow conditions. See Figure 4-1 for an example of the packing operation.

![Figure 4-1. Operation of the PACKSSDW Instruction Using 64-bit Operands](image_url)

The PACKSSWB instruction converts 4 or 8 signed word integers from the destination operand (first operand) and 4 or 8 signed word integers from the source operand (second operand) into 8 or 16 signed byte integers and stores the result in the desti-
nation operand. If a signed word integer value is beyond the range of a signed byte integer (that is, greater than 7FH for a positive integer or greater than 80H for a negative integer), the saturated signed byte integer value of 7FH or 80H, respectively, is stored in the destination.

The PACKSSDW instruction packs 2 or 4 signed doublewords from the destination operand (first operand) and 2 or 4 signed doublewords from the source operand (second operand) into 4 or 8 signed words in the destination operand (see Figure 4-1). If a signed doubleword integer value is beyond the range of a signed word (that is, greater than 7FFFH for a positive integer or greater than 8000H for a negative integer), the saturated signed word integer value of 7FFFH or 8000H, respectively, is stored into the destination.

The PACKSSWB and PACKSSDW instructions operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

PACKSSWB instruction with 64-bit operands:

\[
\begin{align*}
\text{DEST}[7:0] & \leftarrow \text{SaturateSignedWordToSignedByte} \text{DEST}[15:0]; \\
\text{DEST}[15:8] & \leftarrow \text{SaturateSignedWordToSignedByte} \text{DEST}[31:16]; \\
\text{DEST}[23:16] & \leftarrow \text{SaturateSignedWordToSignedByte} \text{DEST}[47:32]; \\
\text{DEST}[31:24] & \leftarrow \text{SaturateSignedWordToSignedByte} \text{DEST}[63:48]; \\
\text{DEST}[39:32] & \leftarrow \text{SaturateSignedWordToSignedByte} \text{SRC}[15:0]; \\
\text{DEST}[47:40] & \leftarrow \text{SaturateSignedWordToSignedByte} \text{SRC}[31:16]; \\
\text{DEST}[55:48] & \leftarrow \text{SaturateSignedWordToSignedByte} \text{SRC}[47:32]; \\
\text{DEST}[63:56] & \leftarrow \text{SaturateSignedWordToSignedByte} \text{SRC}[63:48];
\end{align*}
\]

PACKSSDW instruction with 64-bit operands:

\[
\begin{align*}
\text{DEST}[15:0] & \leftarrow \text{SaturateSignedDoublewordToSignedWord} \text{DEST}[31:0]; \\
\text{DEST}[31:16] & \leftarrow \text{SaturateSignedDoublewordToSignedWord} \text{DEST}[63:32]; \\
\text{DEST}[47:32] & \leftarrow \text{SaturateSignedDoublewordToSignedWord} \text{SRC}[31:0]; \\
\text{DEST}[63:48] & \leftarrow \text{SaturateSignedDoublewordToSignedWord} \text{SRC}[63:32];
\end{align*}
\]

PACKSSWB instruction with 128-bit operands:

\[
\begin{align*}
\text{DEST}[7:0] & \leftarrow \text{SaturateSignedWordToSignedByte} \text{DEST}[15:0]; \\
\text{DEST}[15:8] & \leftarrow \text{SaturateSignedWordToSignedByte} \text{DEST}[31:16]; \\
\text{DEST}[23:16] & \leftarrow \text{SaturateSignedWordToSignedByte} \text{DEST}[47:32]; \\
\text{DEST}[31:24] & \leftarrow \text{SaturateSignedWordToSignedByte} \text{DEST}[63:48]; \\
\text{DEST}[39:32] & \leftarrow \text{SaturateSignedWordToSignedByte} \text{DEST}[79:64]; \\
\text{DEST}[47:40] & \leftarrow \text{SaturateSignedWordToSignedByte} \text{DEST}[95:80];
\end{align*}
\]
**INSTRUCTION SET REFERENCE, N-Z**

DEST[63:56] ← SaturateSignedWordToSignedByte (DEST[127:112]);
DEST[71:64] ← SaturateSignedWordToSignedByte (SRC[15:0]);
DEST[79:72] ← SaturateSignedWordToSignedByte (SRC[31:16]);
DEST[87:80] ← SaturateSignedWordToSignedByte (SRC[47:32]);
DEST[103:96] ← SaturateSignedWordToSignedByte (SRC[79:64]);
DEST[111:104] ← SaturateSignedWordToSignedByte (SRC[95:80]);
DEST[119:112] ← SaturateSignedWordToSignedByte (SRC[111:96]);
DEST[127:120] ← SaturateSignedWordToSignedByte (SRC[127:112]);

PACKSSDW instruction with 128-bit operands:
DEST[15:0] ← SaturateSignedDwordToSignedWord (DEST[31:0]);
DEST[31:16] ← SaturateSignedDwordToSignedWord (DEST[63:32]);
DEST[47:32] ← SaturateSignedDwordToSignedWord (DEST[95:64]);
DEST[63:48] ← SaturateSignedDwordToSignedWord (DEST[127:96]);
DEST[79:64] ← SaturateSignedDwordToSignedWord (SRC[31:0]);
DEST[95:80] ← SaturateSignedDwordToSignedWord (SRC[63:32]);
DEST[111:96] ← SaturateSignedDwordToSignedWord (SRC[95:64]);
DEST[127:112] ← SaturateSignedDwordToSignedWord (SRC[127:96]);

**Intel C/C++ Compiler Intrinsic Equivalents**

PACKSSWB  __m64 _mm_packs_pi16(__m64 m1, __m64 m2)
PACKSSDW  __m64 _mm_packs_pi32 (__m64 m1, __m64 m2)

**Flags Affected**

None.

**Protected Mode Exceptions**

#GP(0)  If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

#SS(0)  If a memory operand effective address is outside the SS segment limit.

#UD  If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.

#NM  If CR0.TS[bit 3] = 1.

#MF  (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code)  If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

**Real-Address Mode Exceptions**

#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

**Virtual-8086 Mode Exceptions**

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

**Compatibility Mode Exceptions**

Same as for protected mode exceptions.

**64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PACKUSWB—Pack with Unsigned Saturation

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 67 /r</td>
<td>PACKUSWB mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Converts 4 signed word integers from mm and 4 signed word integers from mm/m64 into 8 unsigned byte integers in mm using unsigned saturation.</td>
</tr>
<tr>
<td>66 0F 67 /r</td>
<td>PACKUSWB xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Converts 8 signed word integers from xmm1 and 8 signed word integers from xmm2/m128 into 16 unsigned byte integers in xmm1 using unsigned saturation.</td>
</tr>
</tbody>
</table>

**Description**

Converts 4 or 8 signed word integers from the destination operand (first operand) and 4 or 8 signed word integers from the source operand (second operand) into 8 or 16 unsigned byte integers and stores the result in the destination operand. (See Figure 4-1 for an example of the packing operation.) If a signed word integer value is beyond the range of an unsigned byte integer (that is, greater than FFH or less than 00H), the saturated unsigned byte integer value of FFH or 00H, respectively, is stored in the destination.

The PACKUSWB instruction operates on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

PACKUSWB instruction with 64-bit operands:

\[
\begin{align*}
\text{DEST}[7:0] &\leftarrow \text{SaturateSignedWordToUnsignedByte DEST}[15:0]; \\
\text{DEST}[15:8] &\leftarrow \text{SaturateSignedWordToUnsignedByte DEST}[31:16]; \\
\text{DEST}[23:16] &\leftarrow \text{SaturateSignedWordToUnsignedByte DEST}[47:32]; \\
\text{DEST}[31:24] &\leftarrow \text{SaturateSignedWordToUnsignedByte DEST}[63:48]; \\
\text{DEST}[39:32] &\leftarrow \text{SaturateSignedWordToUnsignedByte SRC}[15:0]; \\
\text{DEST}[47:40] &\leftarrow \text{SaturateSignedWordToUnsignedByte SRC}[31:16]; \\
\text{DEST}[55:48] &\leftarrow \text{SaturateSignedWordToUnsignedByte SRC}[47:32]; \\
\text{DEST}[63:56] &\leftarrow \text{SaturateSignedWordToUnsignedByte SRC}[63:48]; \\
\end{align*}
\]
INSTRUCTION SET REFERENCE, N-Z

PACKUSwB instruction with 128-bit operands:

\[ \text{DEST}[7:0] \leftarrow \text{SaturateSignedWordToUnsignedByte (DEST[15:0])}; \]
\[ \text{DEST}[15:8] \leftarrow \text{SaturateSignedWordToUnsignedByte (DEST[31:16])}; \]
\[ \text{DEST}[23:16] \leftarrow \text{SaturateSignedWordToUnsignedByte (DEST[47:32])}; \]
\[ \text{DEST}[31:24] \leftarrow \text{SaturateSignedWordToUnsignedByte (DEST[63:48])}; \]
\[ \text{DEST}[39:32] \leftarrow \text{SaturateSignedWordToUnsignedByte (DEST[79:64])}; \]
\[ \text{DEST}[47:40] \leftarrow \text{SaturateSignedWordToUnsignedByte (DEST[95:80])}; \]
\[ \text{DEST}[55:48] \leftarrow \text{SaturateSignedWordToUnsignedByte (DEST[111:96])}; \]
\[ \text{DEST}[63:56] \leftarrow \text{SaturateSignedWordToUnsignedByte (DEST[127:112])}; \]
\[ \text{DEST}[71:64] \leftarrow \text{SaturateSignedWordToUnsignedByte (SRC[15:0])}; \]
\[ \text{DEST}[79:72] \leftarrow \text{SaturateSignedWordToUnsignedByte (SRC[31:16])}; \]
\[ \text{DEST}[87:80] \leftarrow \text{SaturateSignedWordToUnsignedByte (SRC[47:32])}; \]
\[ \text{DEST}[95:88] \leftarrow \text{SaturateSignedWordToUnsignedByte (SRC[63:48])}; \]
\[ \text{DEST}[103:96] \leftarrow \text{SaturateSignedWordToUnsignedByte (SRC[79:64])}; \]
\[ \text{DEST}[111:104] \leftarrow \text{SaturateSignedWordToUnsignedByte (SRC[95:80])}; \]
\[ \text{DEST}[119:112] \leftarrow \text{SaturateSignedWordToUnsignedByte (SRC[111:96])}; \]
\[ \text{DEST}[127:120] \leftarrow \text{SaturateSignedWordToUnsignedByte (SRC[127:112])}; \]

Intel C/C++ Compiler Intrinsic Equivalent

PACKUSwB \_mm_packs_pu16(__m64 m1, __m64 m2)

Flags Affected

None.

Protected Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#UD If CR0.EM[bit 2] = 1.

128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code) If a page fault occurs.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Vol. 2B 4-31
Real-Address Mode Exceptions

#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.

#UD If CR0.EM[bit 2] = 1.
128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code) If a page fault occurs.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PADDB/PADDW/PADDD—Add Packed Integers

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F FC /r</td>
<td>PADDB mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Add packed byte integers from mm/m64 and mm.</td>
</tr>
<tr>
<td>66 0F FC /r</td>
<td>PADDB xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Add packed byte integers from xmm2/m128 and xmm1.</td>
</tr>
<tr>
<td>0F FD /r</td>
<td>PADDW mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Add packed word integers from mm/m64 and mm.</td>
</tr>
<tr>
<td>66 0F FD /r</td>
<td>PADDW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Add packed word integers from xmm2/m128 and xmm1.</td>
</tr>
<tr>
<td>0F FE /r</td>
<td>PADDD mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Add packed doubleword integers from mm/m64 and mm.</td>
</tr>
<tr>
<td>66 0F FE /r</td>
<td>PADDD xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Add packed doubleword integers from xmm2/m128 and xmm1.</td>
</tr>
</tbody>
</table>

Description

Performs a SIMD add of the packed integers from the source operand (second operand) and the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with wraparound, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be a MMX technology register and the source operand can be either a MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

The PADDB instruction adds packed byte integers. When an individual result is too large to be represented in 8 bits (overflow), the result is wrapped around and the low 8 bits are written to the destination operand (that is, the carry is ignored).

The PADDW instruction adds packed word integers. When an individual result is too large to be represented in 16 bits (overflow), the result is wrapped around and the low 16 bits are written to the destination operand.

The PADDD instruction adds packed doubleword integers. When an individual result is too large to be represented in 32 bits (overflow), the result is wrapped around and the low 32 bits are written to the destination operand.

Note that the PADDB, PADDW, and PADDD instructions can operate on either unsigned or signed (two's complement notation) packed integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent
undetected overflow conditions, software must control the ranges of values operated on.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

**PADDB** instruction with 64-bit operands:

\[
\text{DEST}[7:0] \leftarrow \text{DEST}[7:0] + \text{SRC}[7:0];
\]

(* Repeat add operation for 2nd through 7th byte *)

\[
\text{DEST}[63:56] \leftarrow \text{DEST}[63:56] + \text{SRC}[63:56];
\]

**PADDB** instruction with 128-bit operands:

\[
\text{DEST}[7:0] \leftarrow \text{DEST}[7:0] + \text{SRC}[7:0];
\]

(* Repeat add operation for 2nd through 14th byte *)

\[
\text{DEST}[127:120] \leftarrow \text{DEST}[111:120] + \text{SRC}[127:120];
\]

**PADDBw** instruction with 64-bit operands:

\[
\text{DEST}[15:0] \leftarrow \text{DEST}[15:0] + \text{SRC}[15:0];
\]

(* Repeat add operation for 2nd and 3rd word *)

\[
\text{DEST}[63:48] \leftarrow \text{DEST}[63:48] + \text{SRC}[63:48];
\]

**PADDBw** instruction with 128-bit operands:

\[
\text{DEST}[15:0] \leftarrow \text{DEST}[15:0] + \text{SRC}[15:0];
\]

(* Repeat add operation for 2nd through 7th word *)

\[
\text{DEST}[127:112] \leftarrow \text{DEST}[127:112] + \text{SRC}[127:112];
\]

**PADDD** instruction with 64-bit operands:

\[
\text{DEST}[31:0] \leftarrow \text{DEST}[31:0] + \text{SRC}[31:0];
\]

\[
\text{DEST}[63:32] \leftarrow \text{DEST}[63:32] + \text{SRC}[63:32];
\]

**PADDD** instruction with 128-bit operands:

\[
\text{DEST}[31:0] \leftarrow \text{DEST}[31:0] + \text{SRC}[31:0];
\]

(* Repeat add operation for 2nd and 3rd doubleword *)

\[
\text{DEST}[127:96] \leftarrow \text{DEST}[127:96] + \text{SRC}[127:96];
\]

**Intel C/C++ Compiler Intrinsic Equivalents**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>C/C++ Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>PADDB</td>
<td>__m64_mm_add_pi8(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PADDB</td>
<td>__m128i_mm_add_epi8 (__m128ia,__m128ib )</td>
</tr>
<tr>
<td>PADDW</td>
<td>__m64_mm_addw_pi16(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PADDW</td>
<td>__m128i_mm_add_epi16 ( __m128i a, __m128i b)</td>
</tr>
<tr>
<td>PADDW</td>
<td>__m64_mm_add_pi32(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PADDW</td>
<td>__m128i_mm_add_epi32 ( __m128i a, __m128i b)</td>
</tr>
</tbody>
</table>
Flags Affected
None.

Protected Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
   (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#UD If CR0.EM[bit 2] = 1.
   128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
   If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD If CR0.EM[bit 2] = 1.
   128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.
Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code) If a page fault occurs.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PADDQ—Add Packed Quadword Integers

Description

Adds the first operand (destination operand) to the second operand (source operand) and stores the result in the destination operand. The source operand can be a quadword integer stored in an MMX technology register or a 64-bit memory location, or it can be two packed quadword integers stored in an XMM register or an 128-bit memory location. The destination operand can be a quadword integer stored in an MMX technology register or two packed quadword integers stored in an XMM register. When packed quadword operands are used, a SIMD add is performed. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).

Note that the PADDQ instruction can operate on either unsigned or signed (two’s complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values operated on.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

Operation

PADDQ instruction with 64-Bit operands:

```
DEST[63:0] ← DEST[63:0] + SRC[63:0];
```

PADDQ instruction with 128-Bit operands:

```
DEST[63:0] ← DEST[63:0] + SRC[63:0];
DEST[127:64] ← DEST[127:64] + SRC[127:64];
```

Intel C/C++ Compiler Intrinsic Equivalents

```
PADDQ __m64 _mm_add_si64 (__m64 a, __m64 b)
PADDQ __m128i _mm_add_epi64 (__m128i a, __m128i b)
```
Flags Affected
None.

Numeric Exceptions
None.

Protected Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.
Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
    (128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD If CR0.EM[bit 2] = 1.
    (128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
    If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PADDSB/PADDSW—Add Packed Signed Integers with Signed Saturation

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F EC /r</td>
<td>PADDSB mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Add packed signed byte integers from mm/m64 and mm and saturate the results.</td>
</tr>
<tr>
<td>66 0F EC /r</td>
<td>PADDSB xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Add packed signed byte integers from xmm2/m128 and xmm1 saturate the results.</td>
</tr>
<tr>
<td>0F ED /r</td>
<td>PADDSW mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Add packed signed word integers from mm/m64 and mm and saturate the results.</td>
</tr>
<tr>
<td>66 0F ED /r</td>
<td>PADDSW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Add packed signed word integers from xmm2/m128 and xmm1 saturate the results.</td>
</tr>
</tbody>
</table>

Description

Performs a SIMD add of the packed signed integers from the source operand (second operand) and the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1*, for an illustration of a SIMD operation. Overflow is handled with signed saturation, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

The PADDSB instruction adds packed signed byte integers. When an individual byte result is beyond the range of a signed byte integer (that is, greater than 7FH or less than 80H), the saturated value of 7FH or 80H, respectively, is written to the destination operand.

The PADDSW instruction adds packed signed word integers. When an individual word result is beyond the range of a signed word integer (that is, greater than 7FFFFH or less than 8000H), the saturated value of 7FFFFH or 8000H, respectively, is written to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
**Operation**

PADDSB instruction with 64-bit operands:

\[
\text{DEST}[7:0] \leftarrow \text{SaturateToSignedByte}(\text{DEST}[7:0] + \text{SRC}(7:0));
\]

(* Repeat add operation for 2nd through 7th bytes *)

\[
\text{DEST}[63:56] \leftarrow \text{SaturateToSignedByte}(\text{DEST}[63:56] + \text{SRC}[63:56]);
\]

PADDSB instruction with 128-bit operands:

\[
\text{DEST}[7:0] \leftarrow \text{SaturateToSignedByte}(\text{DEST}[7:0] + \text{SRC}(7:0));
\]

(* Repeat add operation for 2nd through 14th bytes *)

\[
\text{DEST}[127:120] \leftarrow \text{SaturateToSignedByte}(\text{DEST}[111:120] + \text{SRC}[127:120]);
\]

PADDSW instruction with 64-bit operands

\[
\text{DEST}[15:0] \leftarrow \text{SaturateToSignedWord}(\text{DEST}[15:0] + \text{SRC}[15:0]);
\]

(* Repeat add operation for 2nd and 7th words *)

\[
\text{DEST}[63:48] \leftarrow \text{SaturateToSignedWord}(\text{DEST}[63:48] + \text{SRC}[63:48]);
\]

PADDSW instruction with 128-bit operands

\[
\text{DEST}[15:0] \leftarrow \text{SaturateToSignedWord}(\text{DEST}[15:0] + \text{SRC}[15:0]);
\]

(* Repeat add operation for 2nd through 7th words *)

\[
\text{DEST}[127:112] \leftarrow \text{SaturateToSignedWord}(\text{DEST}[127:112] + \text{SRC}[127:112]);
\]

**Intel C/C++ Compiler Intrinsic Equivalents**

PADDSB  __m64 _mm_adds_pi8(__m64 m1, __m64 m2)

PADDSB  __m128i _mm_adds_epi8 ( __m128i a, __m128i b)

PADDSW  __m64 _mm_adds_pi16(__m64 m1, __m64 m2)

PADDSW  __m128i _mm_adds_epi16 ( __m128i a, __m128i b)

**Flags Affected**

None.

**Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#UD If CR0.EM[bit 2] = 1.

128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
INSTRUCTION SET REFERENCE, N-Z

#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD If CR0.EM[bit 2] = 1.
128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions

Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PADDUSB/PADDUSW—Add Packed Unsigned Integers with Unsigned Saturation

Description

Performs a SIMD add of the packed unsigned integers from the source operand (second operand) and the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1*, for an illustration of a SIMD operation. Overflow is handled with unsigned saturation, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

The PADDUSB instruction adds packed unsigned byte integers. When an individual byte result is beyond the range of an unsigned byte integer (that is, greater than FFH), the saturated value of FFH is written to the destination operand.

The PADDUSW instruction adds packed unsigned word integers. When an individual word result is beyond the range of an unsigned word integer (that is, greater than FFFFH), the saturated value of FFFFH is written to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Operation

PADDUSB instruction with 64-bit operands:
   DEST[7:0] ← SaturateToUnsignedByte(DEST[7:0] + SRC[7:0]);
   (* Repeat add operation for 2nd through 7th bytes *)
   DEST[63:56] ← SaturateToUnsignedByte(DEST[63:56] + SRC[63:56])

PADDUSB instruction with 128-bit operands:
   DEST[7:0] ← SaturateToUnsignedByte(DEST[7:0] + SRC[7:0]);
   (* Repeat add operation for 2nd through 14th bytes *)
   DEST[127:120] ← SaturateToUnsignedByte(DEST[127:120] + SRC[127:120]);

PADDUSW instruction with 64-bit operands:
   DEST[15:0] ← SaturateToUnsignedWord(DEST[15:0] + SRC[15:0]);
   (* Repeat add operation for 2nd and 3rd words *)

PADDUSW instruction with 128-bit operands:
   DEST[15:0] ← SaturateToUnsignedWord(DEST[15:0] + SRC[15:0]);
   (* Repeat add operation for 2nd through 7th words *)

Intel C/C++ Compiler Intrinsic Equivalents

PADDUSB __m64 _mm_adds_pu8(__m64 m1, __m64 m2)
PADDUSW __m64 _mm_adds_pu16(__m64 m1, __m64 m2)
PADDUSB __m128i _mm_adds_epu8(__m128i a, __m128i b)
PADDUSW __m128i _mm_adds_epu16(__m128i a, __m128i b)

Flags Affected
None.

Numeric Exceptions
None.

Protected Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
   (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0) If a memory operand effective address is outside the SS segment limit.
INSTRUCTION SET REFERENCE, N-Z

#UD If CR0.EM[bit 2] = 1.
128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.

#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD If CR0.EM[bit 2] = 1.
128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD  If CR0.EM[bit 2] = 1.
   (128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
   (128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM  If CR0.TS[bit 3] = 1.
#MF   (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)  If a page fault occurs.
#AC(0)  (64-bit operations only) If alignment checking is enabled and an
         unaligned memory reference is made while the current privilege
         level is 3.
### PALIGNR — Packed Align Right

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>64-Bit Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 3A 0F</td>
<td>PALIGNR mm1, mm2/m64, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Concatenate destination and source operands, extract byte-aligned result shifted to the right by constant into mm1.</td>
</tr>
<tr>
<td>66 0F 3A 0F</td>
<td>PALIGNR xmm1, xmm2/m128, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Concatenate destination and source operands, extract byte-aligned result shifted to the right by constant into xmm1.</td>
</tr>
</tbody>
</table>

**Description**

PALIGNR concatenates the destination operand (the first operand) and the source operand (the second operand) into an intermediate composite, shifts the composite at byte granularity to the right by a constant immediate, and extracts the right-aligned result into the destination. The first and the second operands can be an MMX or an XMM register. The immediate value is considered unsigned. Immediate shift counts larger than the 2L (i.e. 32 for 128-bit operands, or 16 for 64-bit operands) produce a zero result. Both operands can be MMX register or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

**Operation**

PALIGNR with 64-bit operands:
\[
\text{temp1}[127:0] = \text{CONCATENATE}(\text{DEST},\text{SRC}) \gg (\text{imm8} \times 8) \\
\text{DEST}[63:0] = \text{temp1}[63:0]
\]

PALIGNR with 128-bit operands:
\[
\text{temp1}[255:0] = \text{CONCATENATE}(\text{DEST},\text{SRC}) \gg (\text{imm8} \times 8) \\
\text{DEST}[127:0] = \text{temp1}[127:0]
\]

**Intel C/C++ Compiler Intrinsic Equivalents**

- `__m64_mm_alignr_pi8 (__m64 a, __m64 b, int n)`
- `__m128i_mm_alignr_epi8 (__m128i a, __m128i b, int n)`

4-48 Vol. 2B
Protected Mode Exceptions

#GP(0)  If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.
          (128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
#SS(0)  If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)  If a page fault occurs.
#UD  If CR0.EM = 1.
          (128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
          If CPUID.SSSE3(ECX bit 9) = 0.
#NM  If TS bit in CR0 is set.
#MF  (64-bit operations only) If there is a pending x87 FPU exception.
#AC(0)  (64-bit operations only) If alignment checking is enabled and unaligned memory reference is made while the current privilege level is 3.

Real Mode Exceptions

#GP(0)  If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.
          (128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
#UD  If CR0.EM = 1.
          (128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
          If CPUID.SSSE3(ECX bit 9) = 0.
#NM  If TS bit in CR0 is set.
#MF  (64-bit operations only) If there is a pending x87 FPU exception.

Virtual 8086 Mode Exceptions

Same exceptions as in Real Address Mode.

#PF(fault-code)  If a page fault occurs.
#AC(0)  (64-bit operations only) If alignment checking is enabled and unaligned memory reference is made.

Compatibility Mode Exceptions

Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0)  If a memory address referencing the SS segment is in a non-canonical form.
INSTRUCTION SET REFERENCE, N-Z

#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:ECX.SSSE3[bit 9] = 0.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code) If a page fault occurs.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PAND—Logical AND

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Comp/F Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F DB /r</td>
<td>PAND mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Bitwise AND mm/m64 and mm.</td>
</tr>
<tr>
<td>66 0F DB /r</td>
<td>PAND xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Bitwise AND of xmm2/m128 and xmm1.</td>
</tr>
</tbody>
</table>

**Description**

Performs a bitwise logical AND operation on the source operand (second operand) and the destination operand (first operand) and stores the result in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. Each bit of the result is set to 1 if the corresponding bits of the first and second operands are 1; otherwise, it is set to 0.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

DEST ← (DEST AND SRC);

**Intel C/C++ Compiler Intrinsic Equivalent**

PAND __m64 _mm_and_si64 (__m64 m1, __m64 m2)
PAND __m128i _mm_and_si128 (__m128i a, __m128i b)

**Flags Affected**

None.

**Numeric Exceptions**

None.

**Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0) If a memory operand effective address is outside the SS segment limit.

#UD If CR0.EM[bit 2] = 1.

128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code) If a page fault occurs.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

If any part of the operand lies outside of the effective address space from 0 to FFFFH.

#UD If CR0.EM[bit 2] = 1.

128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions

Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#UD  If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM  If CR0.TS[bit 3] = 1.
#MF   (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)  If a page fault occurs.
#AC(0)  (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
INSTRUCTION SET REFERENCE, N-Z

PANDN—Logical AND NOT

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F DF /r</td>
<td>PANDN mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Bitwise AND NOT of mm/m64 and mm.</td>
</tr>
<tr>
<td>66 0F DF /r</td>
<td>PANDN xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Bitwise AND NOT of xmm2/m128 and xmm1.</td>
</tr>
</tbody>
</table>

**Description**

Performs a bitwise logical NOT of the destination operand (first operand), then performs a bitwise logical AND of the source operand (second operand) and the inverted destination operand. The result is stored in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. Each bit of the result is set to 1 if the corresponding bit in the first operand is 0 and the corresponding bit in the second operand is 1; otherwise, it is set to 0.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

DEST ← (NOT DEST) AND SRC;

**Intel C/C++ Compiler Intrinsic Equivalent**

PANDN _m64 _mm_andnot_si64 (__m64 m1, __m64 m2)
PANDN _m128i _mm_andnot_si128 (__m128i a, __m128i b)

**Flags Affected**

None.

**Numeric Exceptions**

None.
Protected Mode Exceptions

#GP(0)  If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

#SS(0)  If a memory operand effective address is outside the SS segment limit.

#UD  If CR0.EM[bit 2] = 1.

128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.

#NM  If CR0.TS[bit 3] = 1.

#MF  (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code)  If a page fault occurs.

#AC(0)  (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP(0)  (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

If any part of the operand lies outside of the effective address space from 0 to FFFFH.

#UD  If CR0.EM[bit 2] = 1.

128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.

#NM  If CR0.TS[bit 3] = 1.

#MF  (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)  For a page fault.

#AC(0)  (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions

Same as for protected mode exceptions.
64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code) If a page fault occurs.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PAUSE—Spin Loop Hint

Description
Improves the performance of spin-wait loops. When executing a "spin-wait loop," a Pentium 4 or Intel Xeon processor suffers a severe performance penalty when exiting the loop because it detects a possible memory order violation. The PAUSE instruction provides a hint to the processor that the code sequence is a spin-wait loop. The processor uses this hint to avoid the memory order violation in most situations, which greatly improves processor performance. For this reason, it is recommended that a PAUSE instruction be placed in all spin-wait loops.

An additional function of the PAUSE instruction is to reduce the power consumed by a Pentium 4 processor while executing a spin loop. The Pentium 4 processor can execute a spin-wait loop extremely quickly, causing the processor to consume a lot of power while it waits for the resource it is spinning on to become available. Inserting a pause instruction in a spin-wait loop greatly reduces the processor's power consumption.

This instruction was introduced in the Pentium 4 processors, but is backward compatible with all IA-32 processors. In earlier IA-32 processors, the PAUSE instruction operates like a NOP instruction. The Pentium 4 and Intel Xeon processors implement the PAUSE instruction as a pre-defined delay. The delay is finite and can be zero for some processors. This instruction does not change the architectural state of the processor (that is, it performs essentially a delaying no-op operation).

This instruction’s operation is the same in non-64-bit modes and 64-bit mode.

Operation
Execute_Next_Instruction(DELAY);

Numeric Exceptions
None.

Exceptions (All Operating Modes)
None.
INSTRUCTION SET REFERENCE, N-Z

PAVGB/PAVGW—Average Packed Integers

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F E0 /r</td>
<td>PAVGB mm1, mm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Average packed unsigned byte integers from mm2/m64 and mm1 with rounding.</td>
</tr>
<tr>
<td>66 0F E0, /r</td>
<td>PAVGB xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Average packed unsigned byte integers from xmm2/m128 and xmm1 with rounding.</td>
</tr>
<tr>
<td>0F E3 /r</td>
<td>PAVGW mm1, mm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Average packed unsigned word integers from mm2/m64 and mm1 with rounding.</td>
</tr>
<tr>
<td>66 0F E3 /r</td>
<td>PAVGW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Average packed unsigned word integers from xmm2/m128 and xmm1 with rounding.</td>
</tr>
</tbody>
</table>

Description

Performs a SIMD average of the packed unsigned integers from the source operand (second operand) and the destination operand (first operand), and stores the results in the destination operand. For each corresponding pair of data elements in the first and second operands, the elements are added together, a 1 is added to the temporary sum, and that result is shifted right one bit position. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

The PAVGB instruction operates on packed unsigned bytes and the PAVGW instruction operates on packed unsigned words.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

Operation

PAVGB instruction with 64-bit operands:

\[
\text{SRC}(7:0) \leftarrow (\text{SRC}(7:0) + \text{DEST}(7:0) + 1) >> 1; (* \text{Temp sum before shifting is 9 bits} *)
\]
\[
(* \text{Repeat operation performed for bytes 2 through 6} *)
\]
\[
\text{SRC}(63:56) \leftarrow (\text{SRC}(63:56) + \text{DEST}(63:56) + 1) >> 1;
\]

PAVGW instruction with 64-bit operands:

\[
\text{SRC}(15:0) \leftarrow (\text{SRC}(15:0) + \text{DEST}(15:0) + 1) >> 1; (* \text{Temp sum before shifting is 17 bits} *)
\]
\[
(* \text{Repeat operation performed for words 2 and 3} *)
\]
\[
\text{SRC}(63:48) \leftarrow (\text{SRC}(63:48) + \text{DEST}(63:48) + 1) >> 1;
\]
INSTRUCTION SET REFERENCE, N-Z

PAVGB instruction with 128-bit operands:
SRC[7:0] ← (SRC[7:0] + DEST[7:0] + 1) >> 1; (* Temp sum before shifting is 9 bits *)
(* Repeat operation performed for bytes 2 through 14 *)
SRC[63:56] ← (SRC[63:56] + DEST[63:56] + 1) >> 1;

PAVGW instruction with 128-bit operands:
SRC[15:0] ← (SRC[15:0] + DEST[15:0] + 1) >> 1; (* Temp sum before shifting is 17 bits *)
(* Repeat operation performed for words 2 through 6 *)

Intel C/C++ Compiler Intrinsic Equivalent
PAVGB  __m64_mm_avg_pu8 (__m64 a, __m64 b)
PAVGW  __m64_mm_avg_pu16 (__m64 a, __m64 b)
PAVGB  __m128i__mm_avg_epi8 (__m128i a, __m128i b)
PAVGW  __m128i__mm_avg_epi16 (__m128i a, __m128i b)

Flags Affected
None.

Numeric Exceptions
None.

Protected Mode Exceptions
#GP(0)  If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

#SS(0)  If a memory operand effective address is outside the SS segment limit.

#UD  If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM  If CR0.TS[bit 3] = 1.

#MF  (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code)  If a page fault occurs.

#AC(0)  (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
INSTRUCTION SET REFERENCE, N-Z

Real-Address Mode Exceptions

#GP(0)  (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.

#UD      If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM      If CR0.TS[bit 3] = 1.
#MF      (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)  For a page fault.

#AC(0)  (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions

Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0)      If a memory address referencing the SS segment is in a non-canonical form.
#GP(0)      If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#UD      If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM      If CR0.TS[bit 3] = 1.
#MF      (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)  If a page fault occurs.
#AC(0)      (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
**PCMPEQB/PCMPEQW/PCMPEQD— Compare Packed Data for Equal**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 74 /r</td>
<td>PCMPEQB mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare packed bytes in mm/m64 and mm for equality.</td>
</tr>
<tr>
<td>66 0F 74 /r</td>
<td>PCMPEQB xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare packed bytes in xmm2/m128 and xmm1 for equality.</td>
</tr>
<tr>
<td>0F 75 /r</td>
<td>PCMPEQW mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare packed words in mm/m64 and mm for equality.</td>
</tr>
<tr>
<td>66 0F 75 /r</td>
<td>PCMPEQW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare packed words in xmm2/m128 and xmm1 for equality.</td>
</tr>
<tr>
<td>0F 76 /r</td>
<td>PCMPEQD mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare packed doublewords in mm/m64 and mm for equality.</td>
</tr>
<tr>
<td>66 0F 76 /r</td>
<td>PCMPEQD xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare packed doublewords in xmm2/m128 and xmm1 for equality.</td>
</tr>
</tbody>
</table>

**Description**

Performs a SIMD compare for equality of the packed bytes, words, or doublewords in the destination operand (first operand) and the source operand (second operand). If a pair of data elements is equal, the corresponding data element in the destination operand is set to all 1s; otherwise, it is set to all 0s. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

The PCMPEQB instruction compares the corresponding bytes in the destination and source operands; the PCMPEQW instruction compares the corresponding words in the destination and source operands; and the PCMPEQD instruction compares the corresponding doublewords in the destination and source operands.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

PCMPEQB instruction with 64-bit operands:

IF DEST[7:0] = SRC[7:0]  
THEN DEST[7:0] ← FFH;  
ELSE DEST[7:0] ← 0; Fl;  
(* Continue comparison of 2nd through 7th bytes in DEST and SRC *)
INSTRUCTION SET REFERENCE, N-Z

IF DEST[63:56] = SRC[63:56]
THEN DEST[63:56] ← FFH;
ELSE DEST[63:56] ← 0; Fl;

PCMPEQB instruction with 128-bit operands:
IF DEST[7:0] = SRC[7:0]
THEN DEST[7:0] ← FFH;
ELSE DEST[7:0] ← 0; Fl;
(* Continue comparison of 2nd through 15th bytes in DEST and SRC *)
IF DEST[63:56] = SRC[63:56]
THEN DEST[63:56] ← FFH;
ELSE DEST[63:56] ← 0; Fl;

PCMPEQW instruction with 64-bit operands:
IF DEST[15:0] = SRC[15:0]
THEN DEST[15:0] ← FFFFH;
ELSE DEST[15:0] ← 0; Fl;
(* Continue comparison of 2nd and 3rd words in DEST and SRC *)
IF DEST[63:48] = SRC[63:48]
THEN DEST[63:48] ← FFFFH;
ELSE DEST[63:48] ← 0; Fl;

PCMPEQW instruction with 128-bit operands:
IF DEST[15:0] = SRC[15:0]
THEN DEST[15:0] ← FFFFH;
ELSE DEST[15:0] ← 0; Fl;
(* Continue comparison of 2nd through 7th words in DEST and SRC *)
IF DEST[63:48] = SRC[63:48]
THEN DEST[63:48] ← FFFFH;
ELSE DEST[63:48] ← 0; Fl;

PCMPEQD instruction with 64-bit operands:
IF DEST[31:0] = SRC[31:0]
THEN DEST[31:0] ← FFFFFFFFH;
ELSE DEST[31:0] ← 0; Fl;
THEN DEST[63:32] ← FFFFFFFFH;
ELSE DEST[63:32] ← 0; Fl;

PCMPEQD instruction with 128-bit operands:
IF DEST[31:0] = SRC[31:0]
THEN DEST[31:0] ← FFFFFFFFH;
ELSE DEST[31:0] ← 0; Fl;
(* Continue comparison of 2nd and 3rd doublewords in DEST and SRC *)
THEN DEST[63:32] ← FFFFFFFFH;
ELSE DEST[63:32] ← 0; Fl;

Intel C/C++ Compiler Intrinsic Equivalents

PCMPEQB  __m64 _mm_cmpeq_pi8 (__m64 m1, __m64 m2)
PCMPEQW  __m64 _mm_cmpeq_pi16 (__m64 m1, __m64 m2)
PCMPED  __m64 _mm_cmpeq_pi32 (__m64 m1, __m64 m2)
PCMPEQB  __m128i _mm_cmpeq_epi8 ( __m128i a, __m128i b)
PCMPEQW  __m128i _mm_cmpeq_epi16 ( __m128i a, __m128i b)
PCMPED  __m128i _mm_cmpeq_epi32 ( __m128i a, __m128i b)

Flags Affected

None.

Protected Mode Exceptions

#GP(0)  If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

#SS(0)  If a memory operand effective address is outside the SS segment limit.

#UD  If CR0.EM[bit 2] = 1.
128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.

#NM  If CR0.TS[bit 3] = 1.

#MF  (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code)  If a page fault occurs.

#AC(0)  (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP(0)  (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.
INSTRUCTION SET REFERENCE, N-Z

#UD If CR0.EM[bit 2] = 1.
128-bit operations will generate #UD only if CR4.OSFXSR[bit 9]
= 0. Execution of 128-bit instructions on a non-SSE2 capable
processor (one that is MMX technology capable) will result in the
instruction operating on the mm registers, not #UD.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.

#AC(0) (64-bit operations only) If alignment checking is enabled and an
unaligned memory reference is made.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-
canonical form.

#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a
16-byte boundary, regardless of segment.

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code) If a page fault occurs.

#AC(0) (64-bit operations only) If alignment checking is enabled and an
unaligned memory reference is made while the current privilege
level is 3.
PCMPGTB/PCMPGTW/PCMPGTD—Compare Packed Signed Integers for Greater Than

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 64 /r</td>
<td>PCMPGTB mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare packed signed byte integers in mm and mm/m64 for greater than.</td>
</tr>
<tr>
<td>66 0F 64 /r</td>
<td>PCMPGTB xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare packed signed byte integers in xmm1 and xmm2/m128 for greater than.</td>
</tr>
<tr>
<td>0F 65 /r</td>
<td>PCMPGTW mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare packed signed word integers in mm and mm/m64 for greater than.</td>
</tr>
<tr>
<td>66 0F 65 /r</td>
<td>PCMPGTW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare packed signed word integers in xmm1 and xmm2/m128 for greater than.</td>
</tr>
<tr>
<td>0F 66 /r</td>
<td>PCMPGTD mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare packed signed doubleword integers in mm and mm/m64 for greater than.</td>
</tr>
<tr>
<td>66 0F 66 /r</td>
<td>PCMPGTD xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare packed signed doubleword integers in xmm1 and xmm2/m128 for greater than.</td>
</tr>
</tbody>
</table>

Description

Performs a SIMD signed compare for the greater value of the packed byte, word, or doubleword integers in the destination operand (first operand) and the source operand (second operand). If a data element in the destination operand is greater than the corresponding data element in the source operand, the corresponding data element in the destination operand is set to all 1s; otherwise, it is set to all 0s. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

The PCMPGTB instruction compares the corresponding signed byte integers in the destination and source operands; the PCMPGTW instruction compares the corresponding signed word integers in the destination and source operands; and the PCMPGTD instruction compares the corresponding signed doubleword integers in the destination and source operands.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Operation

PCMPGTB instruction with 64-bit operands:
  IF DEST[7:0] > SRC[7:0]
    THEN DEST[7:0] ← FFH;
    ELSE DEST[7:0] ← 0; Fl;
  (* Continue comparison of 2nd through 7th bytes in DEST and SRC *)
  IF DEST[63:56] > SRC[63:56]
    THEN DEST[63:56] ← FFH;
    ELSE DEST[63:56] ← 0; Fl;

PCMPGTB instruction with 128-bit operands:
  IF DEST[7:0] > SRC[7:0]
    THEN DEST[7:0] ← FFH;
    ELSE DEST[7:0] ← 0; Fl;
  (* Continue comparison of 2nd through 15th bytes in DEST and SRC *)
  IF DEST[63:56] > SRC[63:56]
    THEN DEST[63:56] ← FFH;
    ELSE DEST[63:56] ← 0; Fl;

PCMPGTW instruction with 64-bit operands:
  IF DEST[15:0] > SRC[15:0]
    THEN DEST[15:0] ← FFFFH;
    ELSE DEST[15:0] ← 0; Fl;
  (* Continue comparison of 2nd and 3rd words in DEST and SRC *)
  IF DEST[63:48] > SRC[63:48]
    THEN DEST[63:48] ← FFFFH;
    ELSE DEST[63:48] ← 0; Fl;

PCMPGTW instruction with 128-bit operands:
  IF DEST[15:0] > SRC[15:0]
    THEN DEST[15:0] ← FFFFH;
    ELSE DEST[15:0] ← 0; Fl;
  (* Continue comparison of 2nd through 7th words in DEST and SRC *)
  IF DEST[63:48] > SRC[63:48]
    THEN DEST[63:48] ← FFFFH;
    ELSE DEST[63:48] ← 0; Fl;

PCMPGTD instruction with 64-bit operands:
  IF DEST[31:0] > SRC[31:0]
    THEN DEST[31:0] ← FFFFFFFFFH;
    ELSE DEST[31:0] ← 0; Fl;
    THEN DEST[63:32] ← FFFFFFFFFH;
    ELSE DEST[63:32] ← 0; Fl;
PCMPGTD instruction with 128-bit operands:

IF DEST[31:0] > SRC[31:0]
THEN DEST[31:0] ← FFFFFFFFH;
ELSE DEST[31:0] ← 0; FI;

(* Continue comparison of 2nd and 3rd doublewords in DEST and SRC *)
THEN DEST[63:32] ← FFFFFFFFH;
ELSE DEST[63:32] ← 0; FI;

Intel C/C++ Compiler Intrinsic Equivalents

PCMPGTB __m64 _mm_cmpgt_pi8 (__m64 m1, __m64 m2)
PCMPGTW __m64 _mm_pcmpgt_pi16 (__m64 m1, __m64 m2)
DCMPGTD __m64 _mm_pcmpgt_pi32 (__m64 m1, __m64 m2)
PCMPGTB __m128i _mm_cmpgt_epi8 (__m128i a, __m128i b)
PCMPGTW __m128i _mm_cmpgt_epi16 (__m128i a, __m128i b)
DCMPGTD __m128i _mm_cmpgt_epi32 (__m128i a, __m128i b)

Flags Affected

None.

Numeric Exceptions

None.

Protected Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#UD If CR0.EM[bit 2] = 1.
128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code) If a page fault occurs.
INSTRUCTION SET REFERENCE, N-Z

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD If CR0.EM[bit 2] = 1.
128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PEXTRW—Extract Word

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F C5 /r ib</td>
<td>PEXTRW r32, mm, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Extract the word specified by imm8 from mm and move it to r32, bits 15-0. Zero-extend the result.</td>
</tr>
<tr>
<td>REX.W + 0F C5 /r ib</td>
<td>PEXTRW r64, mm, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Extract the word specified by imm8 from mm and move it to r64, bits 15-0. Zero-extend the result.</td>
</tr>
<tr>
<td>66 0F C5 /r ib</td>
<td>PEXTRW r32, xmm, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Extract the word specified by imm8 from xmm and move it to r32, bits 15-0. Zero-extend the result.</td>
</tr>
<tr>
<td>REX.W + 66 0F C5 /r ib</td>
<td>PEXTRW r64, xmm, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Extract the word specified by imm8 from xmm and move it to r64, bits 15-0. Zero-extend the result.</td>
</tr>
</tbody>
</table>

Description

Copies the word in the source operand (second operand) specified by the count operand (third operand) to the destination operand (first operand). The source operand can be an MMX technology register or an XMM register. The destination operand is the low word of a general-purpose register. The count operand is an 8-bit immediate. When specifying a word location in an MMX technology register, the 2 least-significant bits of the count operand specify the location; for an XMM register, the 3 least-significant bits specify the location. The high word of the destination operand is cleared (set to all 0s).

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15, R8-15). Use of REX.W permits the use of 64-bit general purpose registers.

Operation

IF (64-Bit Mode and REX.W used and 64-bit register selected) THEN

FOR (PEXTRW instruction with 64-bit source operand)

\{
    SEL ← COUNT AND 3H;
    TEMP ← (SRC >> (SEL * 16)) AND FFFFH;
    r64[15:0] ← TEMP[15:0];
    r64[63:16] ← ZERO_FILL;
\}

FOR (PEXTRW instruction with 128-bit source operand)
INSTRUCTION SET REFERENCE, N-Z

{ SEL ← COUNT AND 7H;
  TEMP ← (SRC >> (SEL * 16)) AND FFFFH;
  r64[15:0] ← TEMP[15:0];
  r64[63:16] ← ZERO_FILL;
}

ELSE
FOR (PEXTRW instruction with 64-bit source operand)
{ SEL ← COUNT AND 3H;
  TEMP ← (SRC >> (SEL * 16)) AND FFFFH;
  r32[15:0] ← TEMP[15:0];
  r32[31:16] ← ZERO_FILL;
};

FOR (PEXTRW instruction with 128-bit source operand)
{ SEL ← COUNT AND 7H;
  TEMP ← (SRC >> (SEL * 16)) AND FFFFH;
  r32[15:0] ← TEMP[15:0];
  r32[31:16] ← ZERO_FILL;
};

FI;

Intel C/C++ Compiler Intrinsic Equivalent
PEXTRW int_mm_extract_pi16 (__m64 a, int n)
PEXTRW int _mm_extract_epi16 ( __m128i a, int imm)

Flags Affected
None.

Numeric Exceptions
None.

Protected Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
Real-Address Mode Exceptions

#GP(0) If any part of the operand lies outside of the effective address space from 0 to FFFFH.

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions

Same as for protected mode exceptions.

64-Bit Mode Exceptions

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.
**PHADDW/PHADDD — Packed Horizontal Add**

### Description

PHADDW adds two adjacent 16-bit signed integers horizontally from the source and destination operands and packs the 16-bit signed results to the destination operand (first operand). PHADDD adds two adjacent 32-bit signed integers horizontally from the source and destination operands and packs the 32-bit signed results to the destination operand (first operand). Both operands can be MMX or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

### Operation

**PHADDW with 64-bit operands:**

\[
\begin{align*}
mm1[15-0] & = mm1[31-16] + mm1[15-0]; \\
mm1[31-16] & = mm1[63-48] + mm1[47-32]; \\
mm1[47-32] & = mm2/m64[31-16] + mm2/m64[15-0]; \\
mm1[63-48] & = mm2/m64[63-48] + mm2/m64[47-32];
\end{align*}
\]

**PHADDD with 128-bit operands:**

\[
\begin{align*}
xmm1[15-0] & = xmm1[31-16] + xmm1[15-0]; \\
xmm1[31-16] & = xmm1[63-48] + xmm1[47-32]; \\
xmm1[47-32] & = xmm1[95-80] + xmm1[79-64]; \\
xmm1[63-48] & = xmm1[127-112] + xmm1[111-96]; \\
xmm1[79-64] & = xmm2/m128[31-16] + xmm2/m128[15-0]; \\
xmm1[95-80] & = xmm2/m128[63-48] + xmm2/m128[47-32]; \\
xmm1[111-96] & = xmm2/m128[95-80] + xmm2/m128[79-64]; \\
xmm1[127-112] & = xmm2/m128[127-112] + xmm2/m128[111-96];
\end{align*}
\]
PHADD with 64-bit operands:

\[ mm1[31-0] = mm1[63-32] + mm1[31-0]; \]
\[ mm1[63-32] = mm2/m64[63-32] + mm2/m64[31-0]; \]

PHADD with 128-bit operands:

\[ xmm1[31-0] = xmm1[63-32] + xmm1[31-0]; \]
\[ xmm1[63-32] = xmm1[127-96] + xmm1[95-64]; \]
\[ xmm1[95-64] = xmm2/m128[63-32] + xmm2/m128[31-0]; \]
\[ xmm1[127-96] = xmm2/m128[127-96] + xmm2/m128[95-64]; \]

**Intel C/C++ Compiler Intrinsic Equivalents**

PHADDW  
\[ _m64 \_mm_hadd_pi16 (_m64 a, _m64 b) \]

PHADDW  
\[ _m128i \_mm_hadd_epi16 (_m128i a, _m128i b) \]

PHADDD  
\[ _m64 \_mm_hadd_pi32 (_m64 a, _m64 b) \]

PHADDD  
\[ _m128i \_mm_hadd_epi32 (_m128i a, _m128i b) \]

**Protected Mode Exceptions**

#GP(0): If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.
(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs.

#UD If CR0.EM(bit 2) = 1.
(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
If CPUID.SSSE3(ECX bit 9) = 0.

#NM If TS bit in CR0 is set.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

#AC(0) (64-bit operations only) If alignment checking is enabled and unaligned memory reference is made while the current privilege level is 3.

**Real Mode Exceptions**

#GP(0) If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.
(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
#UD 
If CR0.EM = 1.
(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
If CPUID.SSSE3(ECX bit 9) = 0.
#NM 
If TS bit in CR0 is set.
#MF 
(64-bit operations only) If there is a pending x87 FPU exception.

**Virtual 8086 Mode Exceptions**
Same exceptions as in Real Address Mode.
#PF(fault-code) 
If a page fault occurs.
#AC(0) 
(64-bit operations only). If alignment checking is enabled and unaligned memory reference is made.

**Compatibility Mode Exceptions**
Same as for protected mode exceptions.

**64-Bit Mode Exceptions**
#SS(0) 
If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) 
If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD 
If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:ECX.SSSE3[bit 9] = 0.
#NM 
If CR0.TS[bit 3] = 1.
#MF 
(64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) 
If a page fault occurs.
#AC(0) 
(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
**PHADDSW — Packed Horizontal Add and Saturate**

**Description**

PHADDSW adds two adjacent signed 16-bit integers horizontally from the source and destination operands and saturates the signed results; packs the signed, saturated 16-bit results to the destination operand (first operand). Both operands can be MMX or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

**Operation**

PHADDSW with 64-bit operands:

\[
\begin{align*}
\text{mm1}[15-0] &= \text{SaturateToSignedWord}((\text{mm1}[31-16] + \text{mm1}[15-0]); \\
\text{mm1}[31-16] &= \text{SaturateToSignedWord}((\text{mm1}[63-48] + \text{mm1}[47-32]); \\
\text{mm1}[47-32] &= \text{SaturateToSignedWord}((\text{mm1}[63-48] + \text{mm2/m64}[31-16]) + \text{mm2/m64}[15-0]); \\
\text{mm1}[63-48] &= \text{SaturateToSignedWord}((\text{mm2/m64}[63-48] + \text{mm2/m64}[47-32]);
\end{align*}
\]

PHADDSW with 128-bit operands:

\[
\begin{align*}
\text{xmm1}[15-0] &= \text{SaturateToSignedWord}((\text{xmm1}[31-16] + \text{xmm1}[15-0]); \\
\text{xmm1}[31-16] &= \text{SaturateToSignedWord}((\text{xmm1}[63-48] + \text{xmm1}[47-32]); \\
\text{xmm1}[47-32] &= \text{SaturateToSignedWord}((\text{xmm1}[95-80] + \text{xmm1}[79-64]); \\
\text{xmm1}[63-48] &= \text{SaturateToSignedWord}((\text{xmm1}[127-112] + \text{xmm1}[111-96]); \\
\text{xmm1}[79-64] &= \text{SaturateToSignedWord}((\text{xmm2/m128}[31-16] + \text{xmm2/m128}[15-0]); \\
\text{xmm1}[95-80] &= \text{SaturateToSignedWord}((\text{xmm2/m128}[63-48] + \text{xmm2/m128}[47-32]); \\
\text{xmm1}[111-96] &= \text{SaturateToSignedWord}((\text{xmm2/m128}[95-80] + \text{xmm2/m128}[79-64]); \\
\text{xmm1}[127-112] &= \text{SaturateToSignedWord}((\text{xmm2/m128}[127-112] + \text{xmm2/m128}[111-96]);
\end{align*}
\]

**Intel C/C++ Compiler Intrinsic Equivalent**

PHADDSW **m64 _mm_hadds_pi16 (**m64 a, _m64 b) 
PHADDSW **m128i _mm_hadds_epi16 (**m128i a, _m128i b)
Protected Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.
(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#UD If CR0.EM = 1.
(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
If CPUID.SSSE3(ECX bit 9) = 0.
#NM If TS bit in CR0 is set.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#AC(0): (64-bit operations only) If alignment checking is enabled and unaligned memory reference is made while the current privilege level is 3.

Real Mode Exceptions

#GP(0) If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.
(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
#UD If CR0.EM = 1.
(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
If CPUID.SSSE3(ECX bit 9) = 0.
#NM If TS bit in CR0 is set.
#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual 8086 Mode Exceptions

Same exceptions as in Real Address Mode.

Compatibility Mode Exceptions

Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0)  If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a
16-byte boundary, regardless of segment.

#UD  If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:ECX.SSSE3[bit 9] = 0.

#NM  If CR0.TS[bit 3] = 1.

#MF  (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code)  If a page fault occurs.

#AC(0)  (64-bit operations only) If alignment checking is enabled and an
unaligned memory reference is made while the current privilege
level is 3.
PHSUBW/PHSUBD — Packed Horizontal Subtract

PHSUBW performs horizontal subtraction on each adjacent pair of 16-bit signed integers by subtracting the most significant word from the least significant word of each pair in the source and destination operands, and packs the signed 16-bit results to the destination operand (first operand). PHSUBD performs horizontal subtraction on each adjacent pair of 32-bit signed integers by subtracting the most significant doubleword from the least significant doubleword of each pair, and packs the signed 32-bit result to the destination operand. Both operands can be MMX or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

### Operation

PHSUBW with 64-bit operands:

- \( mm1[15-0] = mm1[15-0] - mm1[31-16]; \)
- \( mm1[31-16] = mm1[47-32] - mm1[63-48]; \)
- \( mm1[47-32] = mm2/m64[15-0] - mm2/m64[31-16]; \)
- \( mm1[63-48] = mm2/m64[47-32] - mm2/m64[63-48]; \)

PHSUBW with 128-bit operands:

- \( xmm1[15-0] = xmm1[15-0] - xmm1[31-16]; \)
- \( xmm1[31-16] = xmm1[47-32] - xmm1[63-48]; \)
- \( xmm1[47-32] = xmm1[79-64] - xmm1[95-80]; \)
- \( xmm1[63-48] = xmm1[111-96] - xmm1[127-112]; \)
INSTRUCTION SET REFERENCE, N-Z

xmm1[79-64] = xmm2/m128[15-0] - xmm2/m128[31-16];
xmm1[95-80] = xmm2/m128[47-32] - xmm2/m128[63-48];
xmm1[111-96] = xmm2/m128[79-64] - xmm2/m128[95-80];
xmm1[127-112] = xmm2/m128[111-96] - xmm2/m128[127-112];

PHSUBD with 64-bit operands:
    mm1[31-0] = mm1[31-0] - mm1[63-32];
    mm1[63-32] = mm2/m64[31-0] - mm2/m64[63-32];

PHSUBD with 128-bit operands:
    xmm1[31-0] = xmm1[31-0] - xmm1[63-32];
    xmm1[63-32] = xmm1[95-64] - xmm1[127-96];
    xmm1[95-64] = xmm2/m128[31-0] - xmm2/m128[63-32];
    xmm1[127-96] = xmm2/m128[95-64] - xmm2/m128[127-96];

Intel C/C++ Compiler Intrinsic Equivalents

PHSUBW  __m64 _mm_hsub_pi16 (__m64 a, __m64 b)
PHSUBW __m128i _mm_hsub_epi16 (__m128i a, __m128i b)
PHSUBD __m64 _mm_hsub_pi32 (__m64 a, __m64 b)
PHSUBD __m128i _mm_hsub_epi32 (__m128i a, __m128i b)

Protected Mode Exceptions

#GP(0)  If a memory operand effective address is outside the CS, DS,
        ES, FS or GS segments.
        (128-bit operands only) If not aligned on 16-byte boundary,
        regardless of segment.
#SS(0)  If a memory operand effective address is outside the SS
        segment limit.
#PF(fault-code) If a page fault occurs.
#UD    If CR0.EM = 1.
        (128-bit operands only) If CR4.OSFXSR(bit 9) = 0.
        If CPUID.SSSE3(ECX bit 9) = 0.
#NM    If TS bit in CR0 is set.
#MF    If there is a pending x87 FPU exception (64-bit operations only).
#AC(0) (64-bit operations only) If alignment checking is enabled and
        unaligned memory reference is made while the current privilege
        level is 3.
Real Mode Exceptions

#GP(0): If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.
(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.

#UD: If CR0.EM = 1.
(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
If CPUID.SSSE3(ECX bit 9) = 0.

#NM If TS bit in CR0 is set.
#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual 8086 Mode Exceptions

Same exceptions as in Real Address Mode.

#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and unaligned memory reference is made.

Compatibility Mode Exceptions

Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:ECX.SSSE3[bit 9] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
**PHSUBSW — Packed Horizontal Subtract and Saturate**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 38 07 /r</td>
<td>PHSUBSW mm1, mm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract 16-bit signed integer horizontally, pack saturated integers to MM1.</td>
</tr>
<tr>
<td>66 0F 38 07 /r</td>
<td>PHSUBSW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract 16-bit signed integer horizontally, pack saturated integers to XMM1.</td>
</tr>
</tbody>
</table>

**Description**

PHSUBSW performs horizontal subtraction on each adjacent pair of 16-bit signed integers by subtracting the most significant word from the least significant word of each pair in the source and destination operands. The signed, saturated 16-bit results are packed to the destination operand (first operand). Both operands can be MMX or XMM register. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

**Operation**

**PHSUBSW with 64-bit operands:**

\[
\begin{align*}
\text{mm1[15-0]} &= \text{SaturateToSignedWord(mm1[15-0] - mm1[31-16])}; \\
\text{mm1[31-16]} &= \text{SaturateToSignedWord(mm1[47-32] - mm1[63-48])}; \\
\text{mm1[47-32]} &= \text{SaturateToSignedWord(mm2/m64[15-0] - mm2/m64[31-16])}; \\
\text{mm1[63-48]} &= \text{SaturateToSignedWord(mm2/m64[47-32] - mm2/m64[63-48])};
\end{align*}
\]

**PHSUBSW with 128-bit operands:**

\[
\begin{align*}
\text{xmm1[15-0]} &= \text{SaturateToSignedWord(xmm1[15-0] - xmm1[31-16])}; \\
\text{xmm1[31-16]} &= \text{SaturateToSignedWord(xmm1[47-32] - xmm1[63-48])}; \\
\text{xmm1[47-32]} &= \text{SaturateToSignedWord(xmm1[79-64] - xmm1[95-80])}; \\
\text{xmm1[63-48]} &= \text{SaturateToSignedWord(xmm1[111-96] - xmm1[127-112])}; \\
\text{xmm1[79-64]} &= \text{SaturateToSignedWord(xmm2/m128[15-0] - xmm2/m128[31-16])}; \\
\text{xmm1[95-80]} &= \text{SaturateToSignedWord(xmm2/m128[47-32] - xmm2/m128[63-48])}; \\
\text{xmm1[111-96]} &= \text{SaturateToSignedWord(xmm2/m128[79-64] - xmm2/m128[95-80])}; \\
\text{xmm1[127-112]} &= \text{SaturateToSignedWord(xmm2/m128[111-96] - xmm2/m128[127-112])};
\end{align*}
\]
Intel C/C++ Compiler Intrinsic Equivalent

PHSUBSW __m64 _mm_hsubs_pi16 (__m64 a, __m64 b)
PHSUBSW __m128i _mm_hsubs_epi16 (__m128i a, __m128i b)

Protected Mode Exceptions

#GP(0) if a memory operand effective address is outside the CS, DS, ES, FS or GS segments.
   If not aligned on 16-byte boundary, regardless of segment (128-bit operations only).
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#UD If CR0.EM = 1.
   If CR4.OSFXSR(bit 9) = 0 (128-bit operations only).
   If CPUID.SSSE3(ECX bit 9) = 0.
#NM If TS bit in CR0 is set.
#MF If there is a pending x87 FPU exception (64-bit operations only).
#AC(0) If alignment checking is enabled and unaligned memory reference is made while the current privilege level is 3 (64-bit operations only).

Real Mode Exceptions

#GP(0) If any part of the operand lies outside of the effective address space from 0 to OFFFFH.
   If not aligned on 16-byte boundary, regardless of segment (128-bit operations only).
#UD If CR0.EM = 1.
   If CR4.OSFXSR(bit 9) = 0 (128-bit operations only).
   If CPUID.SSSE3(ECX bit 9) = 0.
#NM If TS bit in CR0 is set.
#MF If there is a pending x87 FPU exception (64-bit operations only).

Virtual 8086 Mode Exceptions

Same exceptions as in Real Address Mode.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and unaligned memory reference is made (64-bit operations only).
Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:ECX.SSSE3[bit 9] = 0.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PINSRW—Insert Word

Description
Copies a word from the source operand (second operand) and inserts it in the destination operand (first operand) at the location specified with the count operand (third operand). (The other words in the destination register are left untouched.) The source operand can be a general-purpose register or a 16-bit memory location. (When the source operand is a general-purpose register, the low word of the register is copied.) The destination operand can be an MMX technology register or an XMM register. The count operand is an 8-bit immediate. When specifying a word location in an MMX technology register, the 2 least-significant bits of the count operand specify the location; for an XMM register, the 3 least-significant bits specify the location.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15, R8-15). Use of REX.W permits the use of 64 bit general purpose registers.

Operation
PINSRW instruction with 64-bit source operand:

SEL ← COUNT AND 3H;
CASE (Determine word position) OF
  SEL ← 0:  MASK ← 000000000000FFFFH;
  SEL ← 1:  MASK ← 0000000000000000FFFFH;
  SEL ← 2:  MASK ← 00000000000000000000FFFFH;
  SEL ← 3:  MASK ← 00000000000000000000000000000000FFFFH;

Table:

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F C4 /r ib</td>
<td>PINSRW mm, r32/m16, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Insert the low word from r32 or from m16 into mm at the word position specified by imm8</td>
</tr>
<tr>
<td>REX.W + 0F C4 /r ib</td>
<td>PINSRW mm, r64/m16, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Insert the low word from r64 or from m16 into mm at the word position specified by imm8</td>
</tr>
<tr>
<td>66 0F C4 /r ib</td>
<td>PINSRW xmm, r32/m16, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Move the low word of r32 or from m16 into xmm at the word position specified by imm8</td>
</tr>
<tr>
<td>REX.W + 66 0F C4 /r ib</td>
<td>PINSRW xmm, r64/m16, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Move the low word of r64 or from m16 into xmm at the word position specified by imm8</td>
</tr>
</tbody>
</table>
INSTRUCTION SET REFERENCE, N-Z

DEST ← (DEST AND NOT MASK) OR (((SRC << (SEL * 16)) AND MASK); 

PINSRW instruction with 128-bit source operand:

SEL ← COUNT AND 7H;

CASE (Determine word position) OF

SEL ← 0: MASK ← 0000000000000000000000000000FFFFH;
SEL ← 1: MASK ← 0000000000000000000000000000FFFF00H;
SEL ← 2: MASK ← 0000000000000000000000000000FFFF0000H;
SEL ← 3: MASK ← 00000000000000000000000000000000FFFFH;
SEL ← 4: MASK ← 00000000000000000000000000FFFF000000H;
SEL ← 5: MASK ← 00000000000000000000000000FFFF00000000H;
SEL ← 6: MASK ← 000000000000000000000000FFFF0000000000H;
SEL ← 7: MASK ← 000000000000000000000000FFFF000000000000H;

DEST ← (DEST AND NOT MASK) OR (((SRC << (SEL * 16)) AND MASK); 

Intel C/C++ Compiler Intrinsic Equivalent

PINSRW __m64 _mm_insert_pi16 (__m64 a, int d, int n)
PINSRW __m128i _mm_insert_epi16 ( __m128i a, int b, int imm)

Flags Affected

None.

Numeric Exceptions

None.

Protected Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#UD If CR0.EM[bit 2] = 1.

(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.

(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code) If a page fault occurs.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
Real-Address Mode Exceptions

#GP(0) If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PMADDUBSW — Multiply and Add Packed Signed and Unsigned Bytes

**Description**

PMADDUBSW multiplies vertically each unsigned byte of the destination operand (first operand) with the corresponding signed byte of the source operand (second operand), producing intermediate signed 16-bit integers. Each adjacent pair of signed words is added and the saturated result is packed to the destination operand. For example, the lowest-order bytes (bits 7-0) in the source and destination operands are multiplied and the intermediate signed word result is added with the corresponding intermediate result from the 2nd lowest-order bytes (bits 15-8) of the operands; the sign-saturated result is stored in the lowest word of the destination register (15-0). The same operation is performed on the other pairs of adjacent bytes. Both operands can be MMX register or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

**Operation**

PMADDUBSW with 64 bit operands:

```
```

PMADDUBSW with 128 bit operands:

```
// Repeat operation for 2nd through 7th word
```
Intel C/C++ Compiler Intrinsic Equivalents

PMADDUBSw  __m64 _mm_maddubs_pi16 (__m64 a, __m64 b)
PMADDUBSw  __m128i _mm_maddubs_epi16 (__m128i a, __m128i b)

Protected Mode Exceptions

#GP(0)                   If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.
(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
#SS(0)                   If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)           If a page fault occurs.
#UD                        If CR0.EM = 1.
If CR4.OSFXSR(bit 9) = 0 (128-bit operations only)
If CPUID.SSSE3(ECX bit 9) = 0.
#NM                        If TS bit in CR0 is set.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#AC(0) (64-bit operations only) If alignment checking is enabled and unaligned memory reference is made while the current privilege level is 3.

Real Mode Exceptions

#GP(0)                   If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.
(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
#UD                        If CR0.EM = 1.
(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
If CPUID.SSSE3(ECX bit 9) = 0.
#NM                        If TS bit in CR0 is set.
#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual 8086 Mode Exceptions

Same exceptions as in Real Address Mode.
#PF(fault-code)           If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and unaligned memory reference is made.
Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions
#SS(0)  If a memory address referencing the SS segment is in a non-canonical form.
#GP(0)  If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD  If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:ECX.SSSE3[bit 9] = 0.
#NM  If CR0.TS[bit 3] = 1.
#MF  (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)  If a page fault occurs.
#AC(0)  (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PMADDWD—Multiply and Add Packed Integers

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F F5 /r</td>
<td>PMADDWD mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply the packed words in mm by the packed words in mm/m64, add adjacent doubleword results, and store in mm.</td>
</tr>
<tr>
<td>66 0F F5 /r</td>
<td>PMADDWD xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply the packed word integers in xmm1 by the packed word integers in xmm2/m128, add adjacent doubleword results, and store in xmm1.</td>
</tr>
</tbody>
</table>

**Description**

Multiplies the individual signed words of the destination operand (first operand) by the corresponding signed words of the source operand (second operand), producing temporary signed, doubleword results. The adjacent doubleword results are then summed and stored in the destination operand. For example, the corresponding low-order words (15-0) and (31-16) in the source and destination operands are multiplied by one another and the doubleword results are added together and stored in the low doubleword of the destination register (31-0). The same operation is performed on the other pairs of adjacent words. (Figure 4-2 shows this operation when using 64-bit operands.) The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

The PMADDWD instruction wraps around only in one situation: when the 2 pairs of words being operated on in a group are all 8000H. In this case, the result wraps around to 80000000H.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
INSTRUCTION SET REFERENCE, N-Z

**Operation**

PMADDWD instruction with 64-bit operands:

\[
\begin{align*}
\text{DEST}[31:0] & \leftarrow (\text{DEST}[15:0] \times \text{SRC}[15:0]) + (\text{DEST}[31:16] \times \text{SRC}[31:16]); \\
\text{DEST}[63:32] & \leftarrow (\text{DEST}[47:32] \times \text{SRC}[47:32]) + (\text{DEST}[63:48] \times \text{SRC}[63:48]);
\end{align*}
\]

PMADDWD instruction with 128-bit operands:

\[
\begin{align*}
\text{DEST}[31:0] & \leftarrow (\text{DEST}[15:0] \times \text{SRC}[15:0]) + (\text{DEST}[31:16] \times \text{SRC}[31:16]); \\
\text{DEST}[63:32] & \leftarrow (\text{DEST}[47:32] \times \text{SRC}[47:32]) + (\text{DEST}[63:48] \times \text{SRC}[63:48]); \\
\text{DEST}[95:64] & \leftarrow (\text{DEST}[79:64] \times \text{SRC}[79:64]) + (\text{DEST}[95:80] \times \text{SRC}[95:80]); \\
\text{DEST}[127:96] & \leftarrow (\text{DEST}[111:96] \times \text{SRC}[111:96]) + (\text{DEST}[127:112] \times \text{SRC}[127:112]);
\end{align*}
\]

**Intel C/C++ Compiler Intrinsic Equivalent**

PMADDWD __m64 _mm_madd_pi16(__m64 m1, __m64 m2)

PMADDWD __m128i _mm_madd_epi16 (__m128i a, __m128i b)

**Flags Affected**

None.

**Numeric Exceptions**

None.

**Protected Mode Exceptions**

- **#GP(0)** If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

- **#SS(0)** If a memory operand effective address is outside the SS segment limit.
INSTRUCTION SET REFERENCE, N-Z

#UD
If CR0.EM[bit 2] = 1.
128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.

#NM
If CR0.TS[bit 3] = 1.

#MF
(64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code)
(64-bit operations only) If a page fault occurs.

#AC(0)
(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP(0)
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.

#UD
If CR0.EM[bit 2] = 1.
128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.

#NM
If CR0.TS[bit 3] = 1.

#MF
(64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)
For a page fault.

#AC(0)
(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0)
If a memory address referencing the SS segment is in a non-canonical form.

#GP(0)
If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
INSTRUCTION SET REFERENCE, N-Z

#UD  If CR0.EM[bit 2] = 1.
     (128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
     (128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM  If CR0.TS[bit 3] = 1.
#MF  (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)  If a page fault occurs.
#AC(0)  (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PMAXSW—Maximum of Packed Signed Word Integers

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F EE /r</td>
<td>PMAXSW mm1, mm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare signed word integers in mm2/m64 and mm1 and return maximum values.</td>
</tr>
<tr>
<td>66 0F EE /r</td>
<td>PMAXSW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare signed word integers in xmm2/m128 and xmm1 and return maximum values.</td>
</tr>
</tbody>
</table>

Description

Performs a SIMD compare of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum value for each pair of word integers to the destination operand. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

Operation

PMAXSW instruction for 64-bit operands:

IF DEST[15:0] > SRC[15:0] THEN
   DEST[15:0] ← DEST[15:0];
ELSE
   DEST[15:0] ← SRC[15:0];
(* Repeat operation for 2nd and 3rd words in source and destination operands *)

PMAXSW instruction for 128-bit operands:

IF DEST[15:0] > SRC[15:0] THEN
   DEST[15:0] ← DEST[15:0];
ELSE
   DEST[15:0] ← SRC[15:0];
(* Repeat operation for 2nd through 7th words in source and destination operands *)
    DEST[127:112] ← DEST[127:112];
ELSE
    DEST[127:112] ← SRC[127:112]; FI;

**Intel C/C++ Compiler Intrinsic Equivalent**

- `PMAXSW _m64 _mm_max_pi16(_m64 a, _m64 b)`
- `PMAXSW _m128i _mm_max_epi16 (_m128i a, _m128i b)`

**Flags Affected**

None.

**Numeric Exceptions**

None.

**Protected Mode Exceptions**

- **#GP(0)**: If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- **(128-bit operations only)** If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
- **#SS(0)**: If a memory operand effective address is outside the SS segment limit.
- **#UD**:
  - (128-bit operations only) If CR0.EM[bit 2] = 1.
  - (128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
  - (128-bit operations only) If CPUID.01H:EDX:SSE2[bit 26] = 0.
- **#NM**: If CR0.TS[bit 3] = 1.
- **#MF**: (64-bit operations only) If there is a pending x87 FPU exception.
- **#PF(fault-code)**: If a page fault occurs.
- **#AC(0)**: (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

**Real-Address Mode Exceptions**

- **#GP(0)**:
  - (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
  - If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD  If CR0.EM[bit 2] = 1.
   (128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
   (128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM  If CR0.TS[bit 3] = 1.
#MF  (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code)  For a page fault.
#AC(0)  (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions
#SS(0)  If a memory address referencing the SS segment is in a non-canonical form.
#GP(0)  If the memory address is in a non-canonical form.
   (128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD  If CR0.EM[bit 2] = 1.
   (128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
   (128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM  If CR0.TS[bit 3] = 1.
#MF  (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)  If a page fault occurs.
#AC(0)  (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PMAXUB—Maximum of Packed Unsigned Byte Integers

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F DE /r</td>
<td>PMAXUB mm1, mm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare unsigned byte integers in mm2/m64 and mm1 and returns maximum values.</td>
</tr>
<tr>
<td>66 0F DE /r</td>
<td>PMAXUB xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare unsigned byte integers in xmm2/m128 and xmm1 and returns maximum values.</td>
</tr>
</tbody>
</table>

**Description**

Performs a SIMD compare of the packed unsigned byte integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum value for each pair of byte integers to the destination operand. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

PMAXUB instruction for 64-bit operands:

```
IF DEST[7:0] > SRC[17:0] THEN
    DEST[7:0] ← DEST[7:0];
ELSE
    DEST[7:0] ← SRC[7:0]; Fl;
(* Repeat operation for 2nd through 7th bytes in source and destination operands *)
IF DEST[63:56] > SRC[63:56] THEN
    DEST[63:56] ← DEST[63:56];
ELSE
    DEST[63:56] ← SRC[63:56]; Fl;
```

PMAXUB instruction for 128-bit operands:

```
IF DEST[7:0] > SRC[17:0] THEN
    DEST[7:0] ← DEST[7:0];
ELSE
    DEST[7:0] ← SRC[7:0]; Fl;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)
IF DEST[127:120] > SRC[127:120] THEN
```
DEST[127:120] ← DEST[127:120];
ELSE
DEST[127:120] ← SRC[127:120]; FI;

Intel C/C++ Compiler Intrinsic Equivalent
PMAXUB __m64 _mm_max_pu8(__m64 a, __m64 b)
PMAXUB __m128i _mm_max_epu8(__m128i a, __m128i b)

Flags Affected
None.

Numeric Exceptions
None.

Protected Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
INSTRUCTION SET REFERENCE, N-Z

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PMINSW—Minimum of Packed Signed Word Integers

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F EA /r</td>
<td>PMINSW mm1, mm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare signed word integers in mm2/m64 and mm1 and return minimum values.</td>
</tr>
<tr>
<td>66 0F EA /r</td>
<td>PMINSW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare signed word integers in xmm2/m128 and xmm1 and return minimum values.</td>
</tr>
</tbody>
</table>

**Description**

Performs a SIMD compare of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum value for each pair of word integers to the destination operand. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

PMINSW instruction for 64-bit operands:

IF DEST[15:0] < SRC[15:0] THEN
   DEST[15:0] ← DEST[15:0];
ELSE
   DEST[15:0] ← SRC[15:0]; Fl;

(* Repeat operation for 2nd and 3rd words in source and destination operands *)

   DEST[63:48] ← DEST[63:48];
ELSE
   DEST[63:48] ← SRC[63:48]; Fl;

PMINSW instruction for 128-bit operands:

IF DEST[15:0] < SRC[15:0] THEN
   DEST[15:0] ← DEST[15:0];
ELSE
   DEST[15:0] ← SRC[15:0]; Fl;
INSTRUCTION SET REFERENCE, N-Z

(* Repeat operation for 2nd through 7th words in source and destination operands *)
IF DEST[127:112] < SRC/m64[127:112] THEN
    DEST[127:112] ← DEST[127:112];
ELSE
    DEST[127:112] ← SRC[127:112]; FI;

Intel C/C++ Compiler Intrinsic Equivalent
PMINSW __m64 _mm_min_pi16 (__m64 a, __m64 b)
PMINSW __m128i _mm_min_epi16 ( __m128i a, __m128i b)

Flags Affected
None.

Numeric Exceptions
None.

Protected Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.
INSTRUCTION SET REFERENCE, N-Z

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PMINUB—Minimum of Packed Unsigned Byte Integers

**Description**
Performs a SIMD compare of the packed unsigned byte integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum value for each pair of byte integers to the destination operand. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**
PMINUB instruction for 64-bit operands:
IF DEST[7:0] < SRC[17:0] THEN
  DEST[7:0] ← DEST[7:0];
ELSE
  DEST[7:0] ← SRC[7:0]; Fl;
(* Repeat operation for 2nd through 7th bytes in source and destination operands *)
IF DEST[63:56] < SRC[63:56] THEN
  DEST[63:56] ← DEST[63:56];
ELSE
  DEST[63:56] ← SRC[63:56]; Fl;

PMINUB instruction for 128-bit operands:
IF DEST[7:0] < SRC[17:0] THEN
  DEST[7:0] ← DEST[7:0];
ELSE
  DEST[7:0] ← SRC[7:0]; Fl;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)
IF DEST[127:120] < SRC[127:120] THEN
  DEST[127:120] ← DEST[127:120];

**Opcode Instruction**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F DA /r</td>
<td>PMINUB mm1, mm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare unsigned byte integers in mm2/m64 and mm1 and returns minimum values.</td>
</tr>
<tr>
<td>66 0F DA /r</td>
<td>PMINUB xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare unsigned byte integers in xmm2/m128 and xmm1 and returns minimum values.</td>
</tr>
</tbody>
</table>
ELSE
DEST[127:120] ← SRC[127:120]; Fl;

**Intel C/C++ Compiler Intrinsic Equivalent**

```
PMINUB __m64 _m_min_pu8 (__m64 a, __m64 b)
PMINUB __m128i _mm_min_epu8 (__m128i a, __m128i b)
```

**Flags Affected**
None.

**Numeric Exceptions**
None.

**Protected Mode Exceptions**
- **#GP(0)**: If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
  (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
- **#SS(0)**: If a memory operand effective address is outside the SS segment limit.
- **#UD**: If CR0.EM[bit 2] = 1.
  (128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
  (128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
- **#NM**: If CR0.TS[bit 3] = 1.
- **#MF**: (64-bit operations only) If there is a pending x87 FPU exception.
- **#PF(fault-code)**: If a page fault occurs.
- **#AC(0)**: (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

**Real-Address Mode Exceptions**
- **#GP(0)**: (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
  If any part of the operand lies outside of the effective address space from 0 to FFFFH.
- **#UD**: If CR0.EM[bit 2] = 1.
  (128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
  (128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
INSTRUCTION SET REFERENCE, N-Z

#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PMOVMSKB—Move Byte Mask

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F D7 (r)</td>
<td>PMOVMSKB (r32, mm)</td>
<td>Valid</td>
<td>Valid</td>
<td>Move a byte mask of (mm) to (r32).</td>
</tr>
<tr>
<td>REX.W + 0F D7 (r)</td>
<td>PMOVMSKB (r64, mm)</td>
<td>Valid</td>
<td>N.E.</td>
<td>Move a byte mask of (mm) to the lower 32-bits of (r64) and zero-fill the upper 32-bits.</td>
</tr>
<tr>
<td>66 0F D7 (r)</td>
<td>PMOVMSKB (r32, xmm)</td>
<td>Valid</td>
<td>Valid</td>
<td>Move a byte mask of (xmm) to (r32).</td>
</tr>
<tr>
<td>REX.W + 66 0F D7 (r)</td>
<td>PMOVMSKB (r64, xmm)</td>
<td>Valid</td>
<td>N.E.</td>
<td>Move a byte mask of (xmm) to the lower 32-bits of (r64) and zero-fill the upper 32-bits.</td>
</tr>
</tbody>
</table>

**Description**

Creates a mask made up of the most significant bit of each byte of the source operand (second operand) and stores the result in the low byte or word of the destination operand (first operand). The source operand is an MMX technology register or an XMM register; the destination operand is a general-purpose register. When operating on 64-bit operands, the byte mask is 8 bits; when operating on 128-bit operands, the byte mask is 16-bits.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15, R8-15). Use of REX.W permits the use of 64 bit general purpose registers.

**Operation**

PMOVMSKB instruction with 64-bit source operand and \(r32\):

\[
\begin{align*}
& r32[0] \leftarrow \text{SRC}[7]; \\
& r32[1] \leftarrow \text{SRC}[15]; \\
& (* \text{ Repeat operation for bytes 2 through 6 } *) \\
& r32[7] \leftarrow \text{SRC}[63]; \\
& r32[31:8] \leftarrow \text{ZERO_FILL};
\end{align*}
\]

PMOVMSKB instruction with 128-bit source operand and \(r32\):

\[
\begin{align*}
& r32[0] \leftarrow \text{SRC}[7]; \\
& r32[1] \leftarrow \text{SRC}[15]; \\
& (* \text{ Repeat operation for bytes 2 through 14 } *) \\
& r32[15] \leftarrow \text{SRC}[127]; \\
& r32[31:16] \leftarrow \text{ZERO_FILL};
\end{align*}
\]
INSTRUCTION SET REFERENCE, N-Z

PMOVMSKB instruction with 64-bit source operand and r64:
  r64[0] ← SRC[7];
  r64[1] ← SRC[15];
  (* Repeat operation for bytes 2 through 6 *)
  r64[7] ← SRC[63];
  r64[63:8] ← ZERO_FILL;

PMOVMSKB instruction with 128-bit source operand and r64:
  r64[0] ← SRC[7];
  r64[1] ← SRC[15];
  (* Repeat operation for bytes 2 through 14 *)
  r64[15] ← SRC[127];
  r64[63:16] ← ZERO_FILL;

Intel C/C++ Compiler Intrinsic Equivalent
PMOVMSKB int_mm_movemask_pi8(__m64 a)
PMOVMSKB int _mm_movemask_epi8 ( __m128i a)

Flags Affected
None.

Numeric Exceptions
None.

Protected Mode Exceptions
#UD If CR0.EM[bit 2] = 1.
   (128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
   (128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.

Real-Address Mode Exceptions
Same exceptions as in Protected Mode.

Virtual-8086 Mode Exceptions
Same exceptions as in Protected Mode.
Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
Same exceptions as in Protected Mode.
PMULHRSW — Packed Multiply High with Round and Scale

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 38 0B /r</td>
<td>PMULHRSW mm1, mm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to MM1.</td>
</tr>
<tr>
<td>66 0F 38 0B /r</td>
<td>PMULHRSW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to XMM1.</td>
</tr>
</tbody>
</table>

**Description**

PMULHRSW multiplies vertically each signed 16-bit integer from the destination operand (first operand) with the corresponding signed 16-bit integer of the source operand (second operand), producing intermediate, signed 32-bit integers. Each intermediate 32-bit integer is truncated to the 18 most significant bits. Rounding is always performed by adding 1 to the least significant bit of the 18-bit intermediate result. The final result is obtained by selecting the 16 bits immediately to the right of the most significant bit of each 18-bit intermediate result and packed to the destination operand. Both operands can be MMX register or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

**Operation**

PMULHRSW with 64-bit operands:

\[
\begin{align*}
\text{temp0}[31:0] &= \text{INT32} ((\text{DEST}[15:0] \times \text{SRC}[15:0]) \gg 14) + 1; \\
\text{temp1}[31:0] &= \text{INT32} ((\text{DEST}[31:15] \times \text{SRC}[31:15]) \gg 14) + 1; \\
\text{temp2}[31:0] &= \text{INT32} ((\text{DEST}[47:32] \times \text{SRC}[47:32]) \gg 14) + 1; \\
\text{temp3}[31:0] &= \text{INT32} ((\text{DEST}[63:48] \times \text{SRC}[63:48]) \gg 14) + 1; \\
\text{DEST}[15:0] &= \text{temp0}[16:1]; \\
\text{DEST}[31:15] &= \text{temp1}[16:1]; \\
\text{DEST}[47:32] &= \text{temp2}[16:1]; \\
\text{DEST}[63:48] &= \text{temp3}[16:1];
\end{align*}
\]

PMULHRSW with 128-bit operand:

\[
\begin{align*}
\text{temp0}[31:0] &= \text{INT32} ((\text{DEST}[15:0] \times \text{SRC}[15:0]) \gg 14) + 1; \\
\text{temp1}[31:0] &= \text{INT32} ((\text{DEST}[31:15] \times \text{SRC}[31:15]) \gg 14) + 1; \\
\text{temp2}[31:0] &= \text{INT32} ((\text{DEST}[47:32] \times \text{SRC}[47:32]) \gg 14) + 1; \\
\text{temp3}[31:0] &= \text{INT32} ((\text{DEST}[63:48] \times \text{SRC}[63:48]) \gg 14) + 1; \\
\text{temp4}[31:0] &= \text{INT32} ((\text{DEST}[79:64] \times \text{SRC}[79:64]) \gg 14) + 1;
\end{align*}
\]
temp5[31:0] = INT32 ((DEST[95:80] * SRC[95:80]) >>14) + 1;
temp6[31:0] = INT32 ((DEST[111:96] * SRC[111:96]) >>14) + 1;
temp7[31:0] = INT32 ((DEST[127:112] * SRC[127:112]) >>14) + 1;
DEST[15:0] = temp0[16:1];
DEST[31:15] = temp1[16:1];
DEST[47:32] = temp2[16:1];
DEST[63:48] = temp3[16:1];
DEST[95:80] = temp5[16:1];
DEST[111:96] = temp6[16:1];
DEST[127:112] = temp7[16:1];

**Intel C/C++ Compiler Intrinsic Equivalents**

PMULHRSW __m64 _mm_mulhrs_pi16 (__m64 a, __m64 b)
PMULHRSW __m128i _mm_mulhrs_epi16 (__m128i a, __m128i b)

**Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.
(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs.

#UD If CR0.EM = 1.
(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
If CPUID.SSE3(ECX bit 9) = 0.

#NM If TS bit in CR0 is set.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

#AC(0) (64-bit operations only) If alignment checking is enabled and unaligned memory reference is made while the current privilege level is 3.

**Real Mode Exceptions**

#GP(0) If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.
(128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.

#UD If CR0.EM = 1.
(128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
If CPUID.SSE3(ECX bit 9) = 0.
Virtual 8086 Mode Exceptions
Same exceptions as in Real Address Mode.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and unaligned memory reference is made.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:ECX.SSSE3[bit 9] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PMULHUW—Multiply Packed Unsigned Integers and Store High Result

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F E4 /r</td>
<td>PMULHUW mm1, mm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply the packed unsigned word integers in mm1 register and mm2/m64, and store the high 16 bits of the results in mm1.</td>
</tr>
<tr>
<td>66 0F E4 /r</td>
<td>PMULHUW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply the packed unsigned word integers in xmm1 and xmm2/m128, and store the high 16 bits of the results in xmm1.</td>
</tr>
</tbody>
</table>

**Description**

Performs a SIMD unsigned multiply of the packed unsigned word integers in the destination operand (first operand) and the source operand (second operand), and stores the high 16 bits of each 32-bit intermediate results in the destination operand. (Figure 4-3 shows this operation when using 64-bit operands.) The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Figure 4-3. PMULHUW and PMULHW Instruction Operation Using 64-bit Operands**

**Operation**

PMULHUW instruction with 64-bit operands:

\[
\text{TEMP0}[31:0] \leftarrow \text{DEST}[15:0] \times \text{SRC}[15:0]; (* \text{Unsigned multiplication} *)
\]

\[
\text{TEMP1}[31:0] \leftarrow \text{DEST}[31:16] \times \text{SRC}[31:16];
\]
INSTRUCTION SET REFERENCE, N-Z

TEMP3[31:0] ← DEST[63:48] * SRC[63:48];
DEST[15:0] ← TEMP0[31:16];
DEST[31:16] ← TEMP1[31:16];
DEST[47:32] ← TEMP2[31:16];
DEST[63:48] ← TEMP3[31:16];

PMULHUW instruction with 128-bit operands:
TEMP0[31:0] ← DEST[15:0] * SRC[15:0]; (* Unsigned multiplication *)
TEMP1[31:0] ← DEST[31:16] * SRC[31:16];
TEMP3[31:0] ← DEST[63:48] * SRC[63:48];
TEMP4[31:0] ← DEST[79:64] * SRC[79:64];
TEMP5[31:0] ← DEST[95:80] * SRC[95:80];
TEMP6[31:0] ← DEST[111:96] * SRC[111:96];
TEMP7[31:0] ← DEST[127:112] * SRC[127:112];
DEST[15:0] ← TEMP0[31:16];
DEST[31:16] ← TEMP1[31:16];
DEST[47:32] ← TEMP2[31:16];
DEST[63:48] ← TEMP3[31:16];
DEST[79:64] ← TEMP4[31:16];
DEST[95:80] ← TEMP5[31:16];
DEST[111:96] ← TEMP6[31:16];
DEST[127:112] ← TEMP7[31:16];

Intel C/C++ Compiler Intrinsic Equivalent

PMULHUW __m64 _mm_mulhi_pu16(__m64 a, __m64 b)
PMULHUW __m128i _mm_mulhi_epu16 (__m128i a, __m128i b)

Flags Affected
None.

Numeric Exceptions
None.

Protected Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

#SS(0) If a memory operand effective address is outside the SS segment limit.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code) If a page fault occurs.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

### Real-Address Mode Exceptions

#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

### Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

### Compatibility Mode Exceptions

Same as for protected mode exceptions.

### 64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
INSTRUCTION SET REFERENCE, N-Z

#NM  If CR0.TS[bit 3] = 1.
#MF   (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code)  If a page fault occurs.
#AC(0)  (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PMULHW—Multiply Packed Signed Integers and Store High Result

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F E5 /r</td>
<td>PMULHW mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply the packed signed word integers in ( mm1 ) register and ( mm2/m64 ), and store the high 16 bits of the results in ( mm1 ).</td>
</tr>
<tr>
<td>66 0F E5 /r</td>
<td>PMULHW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply the packed signed word integers in ( xmm1 ) and ( xmm2/m128 ), and store the high 16 bits of the results in ( xmm1 ).</td>
</tr>
</tbody>
</table>

**Description**

Performs a SIMD signed multiply of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and stores the high 16 bits of each intermediate 32-bit result in the destination operand. (Figure 4-3 shows this operation when using 64-bit operands.) The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

PMULHW instruction with 64-bit operands:

\[
\begin{align*}
\text{TEMP0}[31:0] &\leftarrow \text{DEST}[15:0] \times \text{SRC}[15:0]; (* \text{Signed multiplication} *) \\
\text{TEMP1}[31:0] &\leftarrow \text{DEST}[31:16] \times \text{SRC}[31:16]; \\
\text{TEMP2}[31:0] &\leftarrow \text{DEST}[47:32] \times \text{SRC}[47:32]; \\
\text{TEMP3}[31:0] &\leftarrow \text{DEST}[63:48] \times \text{SRC}[63:48]; \\
\text{DEST}[15:0] &\leftarrow \text{TEMP0}[31:16]; \\
\text{DEST}[31:16] &\leftarrow \text{TEMP1}[31:16]; \\
\text{DEST}[47:32] &\leftarrow \text{TEMP2}[31:16]; \\
\text{DEST}[63:48] &\leftarrow \text{TEMP3}[31:16];
\end{align*}
\]

PMULHW instruction with 128-bit operands:

\[
\begin{align*}
\text{TEMP0}[31:0] &\leftarrow \text{DEST}[15:0] \times \text{SRC}[15:0]; (* \text{Signed multiplication} *) \\
\text{TEMP1}[31:0] &\leftarrow \text{DEST}[31:16] \times \text{SRC}[31:16]; \\
\text{TEMP2}[31:0] &\leftarrow \text{DEST}[47:32] \times \text{SRC}[47:32]; \\
\text{TEMP3}[31:0] &\leftarrow \text{DEST}[63:48] \times \text{SRC}[63:48]; \\
\text{TEMP4}[31:0] &\leftarrow \text{DEST}[79:64] \times \text{SRC}[79:64]; \\
\text{TEMP5}[31:0] &\leftarrow \text{DEST}[95:80] \times \text{SRC}[95:80]; \\
\text{TEMP6}[31:0] &\leftarrow \text{DEST}[111:96] \times \text{SRC}[111:96];
\end{align*}
\]
INSTRUCTION SET REFERENCE, N-Z

TEMP7[31:0] ← DEST[127:112] * SRC[127:112];
DEST[15:0] ← TEMP0[31:16];
DEST[31:16] ← TEMP1[31:16];
DEST[47:32] ← TEMP2[31:16];
DEST[63:48] ← TEMP3[31:16];
DEST[79:64] ← TEMP4[31:16];
DEST[95:80] ← TEMP5[31:16];
DEST[111:96] ← TEMP6[31:16];
DEST[127:112] ← TEMP7[31:16];

Intel C/C++ Compiler Intrinsic Equivalent

PMULHw __m64 _mm_mulhi_pi16 (__m64 m1, __m64 m2)
PMULHw __m128i _mm_mulhi_epi16 (__m128i a, __m128i b)

Flags Affected
None.

Numeric Exceptions
None.

Protected Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#UD If CR0.EM[bit 2] = 1.
128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
Real-Address Mode Exceptions

#GP(0)  (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.

#UD If CR0.EM[bit 2] = 1.
128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions

Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code) If a page fault occurs.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
INSTRUCTION SET REFERENCE, N-Z

PMULLW—Multiply Packed Signed Integers and Store Low Result

### Description

Performs a SIMD signed multiply of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and stores the low 16 bits of each intermediate 32-bit result in the destination operand. (Figure 4-3 shows this operation when using 64-bit operands.) The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Opcode Instruction

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F D5</td>
<td>PMULLW mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply the packed signed word integers in mm1 register and mm2/m64, and store the low 16 bits of the results in mm1.</td>
</tr>
<tr>
<td>66 0F D5</td>
<td>PMULLW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply the packed signed word integers in xmm1 and xmm2/m128, and store the low 16 bits of the results in xmm1.</td>
</tr>
</tbody>
</table>

#### Operation

PMULLW instruction with 64-bit operands:

- \( \text{TEMP0}[31:0] \leftarrow \text{DEST}[15:0] \times \text{SRC}[15:0] \); (* Signed multiplication *)
- \( \text{TEMP1}[31:0] \leftarrow \text{DEST}[31:16] \times \text{SRC}[31:16] \);
- \( \text{TEMP2}[31:0] \leftarrow \text{DEST}[47:32] \times \text{SRC}[47:32] \);
- \( \text{TEMP3}[31:0] \leftarrow \text{DEST}[63:48] \times \text{SRC}[63:48] \);

---

Figure 4-4. PMULLU Instruction Operation Using 64-bit Operands
DEST[15:0] ← TEMP0[15:0];
DEST[31:16] ← TEMP1[15:0];
DEST[47:32] ← TEMP2[15:0];
DEST[63:48] ← TEMP3[15:0];

PMULLW instruction with 64-bit operands:
TEMP0[31:0] ← DEST[15:0] * SRC[15:0]; (* Signed multiplication *)
TEMP1[31:0] ← DEST[31:16] * SRC[31:16];
TEMP3[31:0] ← DEST[63:48] * SRC[63:48];
TEMP4[31:0] ← DEST[79:64] * SRC[79:64];
TEMP5[31:0] ← DEST[95:80] * SRC[95:80];
TEMP6[31:0] ← DEST[111:96] * SRC[111:96];
TEMP7[31:0] ← DEST[127:112] * SRC[127:112];
DEST[15:0] ← TEMP0[15:0];
DEST[31:16] ← TEMP1[15:0];
DEST[47:32] ← TEMP2[15:0];
DEST[63:48] ← TEMP3[15:0];
DEST[79:64] ← TEMP4[15:0];
DEST[95:80] ← TEMP5[15:0];
DEST[111:96] ← TEMP6[15:0];
DEST[127:112] ← TEMP7[15:0];

**Intel C/C++ Compiler Intrinsic Equivalent**

PMULLW __m64 _mm_mullo_pi16(__m64 m1, __m64 m2)
PMULLW __m128i _mm_mullo_epi16 (__m128i a, __m128i b)

**Flags Affected**

None.

**Numeric Exceptions**

None.

**Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS,
ES, FS, or GS segment limit.

(128-bit operations only) If a memory operand is not aligned on
a 16-byte boundary, regardless of segment.

#SS(0) If a memory operand effective address is outside the SS
segment limit.
INSTRUCTION SET REFERENCE, N-Z

#UD
If CR0.EM[bit 2] = 1.
128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.

#NM
If CR0.TS[bit 3] = 1.

#MF
(64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code)
If a page fault occurs.

#AC(0)
(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP(0)
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.

#UD
If CR0.EM[bit 2] = 1.
128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.

#NM
If CR0.TS[bit 3] = 1.

#MF
(64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode

#PF(fault-code)
For a page fault.

#AC(0)
(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0)
If a memory address referencing the SS segment is in a non-canonical form.

#GP(0)
If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
INSTRUCTION SET REFERENCE, N-Z

#UD  If CR0.EM[bit 2] = 1.
     (128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
     (128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM  If CR0.TS[bit 3] = 1.

#MF  (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code)  If a page fault occurs.

#AC(0)  (64-bit operations only) If alignment checking is enabled and an
        unaligned memory reference is made while the current privilege
        level is 3.
**PMULUDQ—Multiply Packed Unsigned Doubleword Integers**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Exec Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F F4 /r</td>
<td>PMULUDQ mm1, mm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply unsigned doubleword integer in mm1 by unsigned doubleword integer in mm2/m64, and store the quadword result in mm1.</td>
</tr>
<tr>
<td>66 0F F4 /r</td>
<td>PMULUDQ xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply packed unsigned doubleword integers in xmm1 by packed unsigned doubleword integers in xmm2/m128, and store the quadword results in xmm1.</td>
</tr>
</tbody>
</table>

**Description**

Multiplies the first operand (destination operand) by the second operand (source operand) and stores the result in the destination operand. The source operand can be an unsigned doubleword integer stored in the low doubleword of an MMX technology register or a 64-bit memory location, or it can be two packed unsigned doubleword integers stored in the first (low) and third doublewords of an XMM register or an 128-bit memory location. The destination operand can be an unsigned doubleword integer stored in the low doubleword an MMX technology register or two packed doubleword integers stored in the first and third doublewords of an XMM register. The result is an unsigned quadword integer stored in the destination an MMX technology register or two packed unsigned quadword integers stored in an XMM register. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).

For 64-bit memory operands, 64 bits are fetched from memory, but only the low doubleword is used in the computation; for 128-bit memory operands, 128 bits are fetched from memory, but only the first and third doublewords are used in the computation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

PMULUDQ instruction with 64-Bit operands:

\[
\text{DEST}[63:0] \leftarrow \text{DEST}[31:0] \times \text{SRC}[31:0];
\]

PMULUDQ instruction with 128-Bit operands:

\[
\text{DEST}[63:0] \leftarrow \text{DEST}[31:0] \times \text{SRC}[31:0]; \\
\text{DEST}[127:64] \leftarrow \text{DEST}[95:64] \times \text{SRC}[95:64];
\]
Intel C/C++ Compiler Intrinsic Equivalent

PMULUDQ __m64 __mm_mul_su32 (__m64 a, __m64 b)
PMULUDQ __m128i __mm_mul_epu32 (__m128i a, __m128i b)

Flags Affected
None.

Protected Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

**Compatibility Mode Exceptions**
Same as for protected mode exceptions.

**64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code) If a page fault occurs.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
POP—Pop a Value from the Stack

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>8F /0</td>
<td>POP r/m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Pop top of stack into m16; increment stack pointer.</td>
</tr>
<tr>
<td>8F /0</td>
<td>POP r/m32</td>
<td>N.E.</td>
<td>Valid</td>
<td>Pop top of stack into m32; increment stack pointer.</td>
</tr>
<tr>
<td>8F /0</td>
<td>POP r/m64</td>
<td>Valid</td>
<td>N.E.</td>
<td>Pop top of stack into m64; increment stack pointer. Cannot encode 32-bit operand size.</td>
</tr>
<tr>
<td>5B+ rw</td>
<td>POP r16</td>
<td>Valid</td>
<td>Valid</td>
<td>Pop top of stack into r16; increment stack pointer.</td>
</tr>
<tr>
<td>5B+ rd</td>
<td>POP r32</td>
<td>N.E.</td>
<td>Valid</td>
<td>Pop top of stack into r32; increment stack pointer.</td>
</tr>
<tr>
<td>5B+ rd</td>
<td>POP r64</td>
<td>Valid</td>
<td>N.E.</td>
<td>Pop top of stack into r64; increment stack pointer. Cannot encode 32-bit operand size.</td>
</tr>
<tr>
<td>1F</td>
<td>POP DS</td>
<td>Invalid</td>
<td>Valid</td>
<td>Pop top of stack into DS; increment stack pointer.</td>
</tr>
<tr>
<td>07</td>
<td>POP ES</td>
<td>Invalid</td>
<td>Valid</td>
<td>Pop top of stack into ES; increment stack pointer.</td>
</tr>
<tr>
<td>17</td>
<td>POP SS</td>
<td>Invalid</td>
<td>Valid</td>
<td>Pop top of stack into SS; increment stack pointer.</td>
</tr>
<tr>
<td>0F A1</td>
<td>POP FS</td>
<td>Valid</td>
<td>Valid</td>
<td>Pop top of stack into FS; increment stack pointer by 16 bits.</td>
</tr>
<tr>
<td>0F A1</td>
<td>POP FS</td>
<td>N.E.</td>
<td>Valid</td>
<td>Pop top of stack into FS; increment stack pointer by 32 bits.</td>
</tr>
<tr>
<td>0F A1</td>
<td>POP FS</td>
<td>Valid</td>
<td>N.E.</td>
<td>Pop top of stack into FS; increment stack pointer by 64 bits.</td>
</tr>
<tr>
<td>0F A9</td>
<td>POP GS</td>
<td>Valid</td>
<td>Valid</td>
<td>Pop top of stack into GS; increment stack pointer by 16 bits.</td>
</tr>
<tr>
<td>0F A9</td>
<td>POP GS</td>
<td>N.E.</td>
<td>Valid</td>
<td>Pop top of stack into GS; increment stack pointer by 32 bits.</td>
</tr>
<tr>
<td>0F A9</td>
<td>POP GS</td>
<td>Valid</td>
<td>N.E.</td>
<td>Pop top of stack into GS; increment stack pointer by 64 bits.</td>
</tr>
</tbody>
</table>

Description

Loads the value from the top of the stack to the location specified with the destination operand (or explicit opcode) and then increments the stack pointer. The destination operand can be a general-purpose register, memory location, or segment register.
The address-size attribute of the stack segment determines the stack pointer size (16, 32, 64 bits) and the operand-size attribute of the current code segment determines the amount the stack pointer is incremented (2, 4, 8 bytes).

For example, if the address- and operand-size attributes are 32, the 32-bit ESP register (stack pointer) is incremented by 4; if they are 16, the 16-bit SP register is incremented by 2. (The B flag in the stack segment’s segment descriptor determines the stack’s address-size attribute, and the D flag in the current code segment’s segment descriptor, along with prefixes, determines the operand-size attribute and also the address-size attribute of the destination operand.)

If the destination operand is one of the segment registers DS, ES, FS, GS, or SS, the value loaded into the register must be a valid segment selector. In protected mode, popping a segment selector into a segment register automatically causes the descriptor information associated with that segment selector to be loaded into the hidden (shadow) part of the segment register and causes the selector and the descriptor information to be validated (see the “Operation” section below).

A NULL value (0000-0003) may be popped into the DS, ES, FS, or GS register without causing a general protection fault. However, any subsequent attempt to reference a segment whose corresponding segment register is loaded with a NULL value causes a general protection exception (#GP). In this situation, no memory reference occurs and the saved value of the segment register is NULL.

The POP instruction cannot pop a value into the CS register. To load the CS register from the stack, use the RET instruction.

If the ESP register is used as a base register for addressing a destination operand in memory, the POP instruction computes the effective address of the operand after it increments the ESP register. For the case of a 16-bit stack where ESP wraps to 0H as a result of the POP instruction, the resulting location of the memory write is processor-family-specific.

The POP ESP instruction increments the stack pointer (ESP) before data at the old top of stack is written into the destination.

A POP SS instruction inhibits all interrupts, including the NMI interrupt, until after execution of the next instruction. This action allows sequential execution of POP SS and MOV ESP, EBP instructions without the danger of having an invalid stack during an interrupt. However, use of the LSS instruction is the preferred method of loading the SS and ESP registers.

1. If a code instruction breakpoint (for debug) is placed on an instruction located immediately after a POP SS instruction, the breakpoint may not be triggered. However, in a sequence of instructions that POP the SS register, only the first instruction in the sequence is guaranteed to delay an interrupt.

   In the following sequence, interrupts may be recognized before POP ESP executes:

   POP SS
   POP SS
   POP ESP
In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). When in 64-bit mode, POPs using 32-bit operands are not encodable and POPs to DS, ES, SS are not valid. See the summary chart at the beginning of this section for encoding data and limits.

**Operation**

IF StackAddrSize = 32
    THEN
        IF OperandSize = 32
            THEN
                DEST ← SS:ESP; (* Copy a doubleword *)
                ESP ← ESP + 4;
                ELSE (* OperandSize = 16*)
                    DEST ← SS:ESP; (* Copy a word *)
                    ESP ← ESP + 2;
            FI;
        ELSE IF StackAddrSize = 64
            THEN
                IF OperandSize = 64
                    THEN
                        DEST ← SS:RSP; (* Copy quadword *)
                        RSP ← RSP + 8;
                    ELSE (* OperandSize = 16*)
                        DEST ← SS:RSP; (* Copy a word *)
                        RSP ← RSP + 2;
                    FI;
            FI;
        ELSE StackAddrSize = 16
            THEN
                IF OperandSize = 16
                    THEN
                        DEST ← SS:SP; (* Copy a word *)
                        SP ← SP + 2;
                    ELSE (* OperandSize = 32 *)
                        DEST ← SS:SP; (* Copy a doubleword *)
                        SP ← SP + 4;
                    FI;
            FI;

Loading a segment register while in protected mode results in special actions, as described in the following listing. These checks are performed on the segment selector and the segment descriptor it points to.
INSTRUCTION SET REFERENCE, N-Z

64-BIT_MODE
IF FS, or GS is loaded with non-NUL selector;
THEN
IF segment selector index is outside descriptor table limits
OR segment is not a data or readable code segment
OR ((segment is a data or nonconforming code segment)
AND (both RPL and CPL > DPL))
THEN #GP(selector);
ELSE
SegmentRegister ← segment selector;
SegmentRegister ← segment descriptor;
FI;
ELSE
SegmentRegister ← segment selector;
SegmentRegister ← segment descriptor;
FI;
FI;
IF FS, or GS is loaded with a NULL selector;
THEN
SegmentRegister ← segment selector;
SegmentRegister ← segment descriptor;
FI;
FI;

PRETENDED MODE OR COMPATIBILITY MODE;
IF SS is loaded;
THEN
IF segment selector is NULL
THEN #GP(0);
FI;
IF segment selector index is outside descriptor table limits
OR segment selector’s RPL ≠ CPL
OR segment is not a writable data segment
OR DPL ≠ CPL
THEN #GP(selector);
FI;
IF segment not marked present
THEN #SS(selector);
ELSE
SS ← segment selector;
SS ← segment descriptor;
FI;
FI;
IF DS, ES, FS, or GS is loaded with non-NULL selector;
   THEN
       IF segment selector index is outside descriptor table limits
           or segment is not a data or readable code segment
           or ((segment is a data or nonconforming code segment)
               and (both RPL and CPL > DPL))
               THEN #GP(selector);
           FI;
       IF segment not marked present
       THEN #NP(selector);
       ELSE
           SegmentRegister ← segment selector;
           SegmentRegister ← segment descriptor;
       FI;
   FI;
IF DS, ES, FS, or GS is loaded with a NULL selector
   THEN
       SegmentRegister ← segment selector;
       SegmentRegister ← segment descriptor;
   FI;

Flags Affected
None.

Protected Mode Exceptions
#GP(0)  If attempt is made to load SS register with NULL segment selector.
        If the destination operand is in a non-writable segment.
        If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
        If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
#GP(selector)  If segment selector index is outside descriptor table limits.
        If the SS register is being loaded and the segment selector’s RPL and the segment descriptor’s DPL are not equal to the CPL.
        If the SS register is being loaded and the segment pointed to is a non-writable data segment.
INSTRUCTION SET REFERENCE, N-Z

If the DS, ES, FS, or GS register is being loaded and the segment pointed to is not a data or readable code segment.

If the DS, ES, FS, or GS register is being loaded and the segment pointed to is a data or nonconforming code segment, but both the RPL and the CPL are greater than the DPL.

#SS(0)  If the current top of stack is not within the stack segment.

If a memory operand effective address is outside the SS segment limit.

#SS(selector)  If the SS register is being loaded and the segment pointed to is marked not present.

#NP  If the DS, ES, FS, or GS register is being loaded and the segment pointed to is marked not present.

#PF(fault-code)  If a page fault occurs.

#AC(0)  If an unaligned memory reference is made while the current privilege level is 3 and alignment checking is enabled.

Real-Address Mode Exceptions

#GP  If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

Virtual-8086 Mode Exceptions

#GP(0)  If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#PF(fault-code)  If a page fault occurs.

#AC(0)  If an unaligned memory reference is made while alignment checking is enabled.

Compatibility Mode Exceptions

Same as for protected mode exceptions.

64-Bit Mode Exceptions

#GP(0)  If the memory address is in a non-canonical form.

#SS(U)  If the stack address is in a non-canonical form.

#GP(selector)  If the descriptor is outside the descriptor table limit.

If the FS or GS register is being loaded and the segment pointed to is not a data or readable code segment.

If the FS or GS register is being loaded and the segment pointed to is a data or nonconforming code segment, but both the RPL and the CPL are greater than the DPL.

#AC(0)  If an unaligned memory reference is made while alignment checking is enabled.
#PF(fault-code) If a page fault occurs.
#NP If the FS or GS register is being loaded and the segment pointed to is marked not present.
POPAP/POPAD—Pop All General-Purpose Registers

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Comp/Log Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>61</td>
<td>POPA</td>
<td>Invalid</td>
<td>Valid</td>
<td>Pop DI, SI, BP, BX, DX, CX, and AX.</td>
</tr>
<tr>
<td>61</td>
<td>POPAD</td>
<td>Invalid</td>
<td>Valid</td>
<td>Pop EDI, ESI, EBP, EBX, EDX, ECX, and EAX.</td>
</tr>
</tbody>
</table>

Description

Pops doublewords (POPAD) or words (POPA) from the stack into the general-purpose registers. The registers are loaded in the following order: EDI, ESI, EBP, EBX, EDX, ECX, and EAX (if the operand-size attribute is 32) and DI, SI, BP, BX, DX, CX, and AX (if the operand-size attribute is 16). (These instructions reverse the operation of the PUSHA/PUSHAD instructions.) The value on the stack for the ESP or SP register is ignored. Instead, the ESP or SP register is incremented after each register is loaded.

The POPA (pop all) and POPAD (pop all double) mnemonics reference the same opcode. The POPA instruction is intended for use when the operand-size attribute is 16 and the POPAD instruction for when the operand-size attribute is 32. Some assemblers may force the operand size to 16 when POPA is used and to 32 when POPAD is used (using the operand-size override prefix [66H] if necessary). Others may treat these mnemonics as synonyms (POPA/POPAD) and use the current setting of the operand-size attribute to determine the size of values to be popped from the stack, regardless of the mnemonic used. (The D flag in the current code segment’s segment descriptor determines the operand-size attribute.)

This instruction executes as described in non-64-bit modes. It is not valid in 64-bit mode.

Operation

IF 64-Bit Mode
    THEN
        #UD;
    ELSE
        IF OperandSize = 32 (* Instruction = POPAD *)
            THEN
                EDI ← Pop();
                ESI ← Pop();
                EBP ← Pop();
                Increment ESP by 4; (* Skip next 4 bytes of stack *)
                EBX ← Pop();
                EDX ← Pop();
                ECX ← Pop();
                EAX ← Pop();
            END
        END
ELSE (* OperandSize = 16, instruction = POPA *)
  DI ← Pop();
  SI ← Pop();
  BP ← Pop();
  Increment ESP by 2; (* Skip next 2 bytes of stack *)
  BX ← Pop();
  DX ← Pop();
  CX ← Pop();
  AX ← Pop();

FI;
FI;

Flags Affected
None.

Protected Mode Exceptions
#SS(0) If the starting or ending stack address is not within the stack segment.
#PF(fault-code) If a page fault occurs.
#AC(0) If an unaligned memory reference is made while the current privilege level is 3 and alignment checking is enabled.

Real-Address Mode Exceptions
#SS If the starting or ending stack address is not within the stack segment.

Virtual-8086 Mode Exceptions
#SS(0) If the starting or ending stack address is not within the stack segment.
#PF(fault-code) If a page fault occurs.
#AC(0) If an unaligned memory reference is made while alignment checking is enabled.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions
#UD If in 64-bit mode.
POPF/POPFD/POPFQ—Pop Stack into EFLAGS Register

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>9D</td>
<td>POPF</td>
<td>Valid</td>
<td>Valid</td>
<td>Pop top of stack into lower 16 bits of EFLAGS.</td>
</tr>
<tr>
<td>9D</td>
<td>POPFD</td>
<td>N.E.</td>
<td>Valid</td>
<td>Pop top of stack into EFLAGS.</td>
</tr>
<tr>
<td>REX.W + 9D</td>
<td>POPFQ</td>
<td>Valid</td>
<td>N.E.</td>
<td>Pop top of stack and zero-extend into RFLAGS.</td>
</tr>
</tbody>
</table>

Description

Pops a doubleword (POPFD) from the top of the stack (if the current operand-size attribute is 32) and stores the value in the EFLAGS register, or pops a word from the top of the stack (if the operand-size attribute is 16) and stores it in the lower 16 bits of the EFLAGS register (that is, the FLAGS register). These instructions reverse the operation of the PUSHF/PUSHFD instructions.

The POPF (pop flags) and POPFD (pop flags double) mnemonics reference the same opcode. The POPF instruction is intended for use when the operand-size attribute is 16; the POPFD instruction is intended for use when the operand-size attribute is 32. Some assemblers may force the operand size to 16 for POPF and to 32 for POPFD. Others may treat the mnemonics as synonyms (POPF/POPFD) and use the setting of the operand-size attribute to determine the size of values to pop from the stack.

The effect of POPF/POPFD on the EFLAGS register changes, depending on the mode of operation. When the processor is operating in protected mode at privilege level 0 (or in real-address mode, the equivalent to privilege level 0), all non-reserved flags in the EFLAGS register except RF, VIP, VIF, and VM may be modified. VIP, VIF and VM remain unaffected.

When operating in protected mode with a privilege level greater than 0, but less than or equal to IOPL, all flags can be modified except the IOPL field and VIP, VIF, and VM. Here, the IOPL flags are unaffected, the VIP and VIF flags are cleared, and the VM flag is unaffected. The interrupt flag (IF) is altered only when executing at a level at least as privileged as the IOPL. If a POPF/POPFD instruction is executed with insufficient privilege, an exception does not occur but privileged bits do not change.

When operating in virtual-8086 mode, the IOPL must be equal to 3 to use POPF/POPFD instructions; VM, RF, IOPL, VIP, and VIF are unaffected. If the IOPL is less than 3, POPF/POPFD causes a general-protection exception (#GP).

In 64-bit mode, use REX.W to pop the top of stack to RFLAGS. The mnemonic assigned is POPFQ (note that the 32-bit operand is not encodable). POPFQ pops 64

1. RF is always zero after execution of POPF. This is because POPF, like all instructions, clears RF as it begins to execute.
bits from the stack, loads the lower 32 bits into RFLAGS, and zero extends the upper bits of RFLAGS.

See Chapter 3 of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for more information about the EFLAGS registers.

**Operation**

IF VM = 0 (* Not in Virtual-8086 Mode *)
  THEN IF CPL = 0
      THEN
        IF OperandSize = 32;
            THEN
              EFLAGS ← Pop(); (* 32-bit pop *)
              (* All non-reserved flags except RF, VIP, VIF, and VM can be modified; RF, VM, and all reserved bits are unaffected. *)
            ELSE IF (Operandsize = 64)
              RFLAGS ← Pop(); (* 64-bit pop *)
              (* All non-reserved flags except RF, VIP, VIF, and VM can be modified; RF, VM, and all reserved bits are unaffected. *)
            ELSE (* OperandSize = 16 *)
              EFLAGS[15:0] ← Pop(); (* 16-bit pop *)
              (* All non-reserved flags can be modified. *)
        FI;
    ELSE (* CPL > 0 *)
      IF OperandSize = 32
        THEN
          IF CPL > IOPL
            THEN
              EFLAGS ← Pop(); (* 32-bit pop *)
              (* All non-reserved bits except IF, IOPL, RF, VIP, and VM can be modified; IF, IOPL, RF, VM, and all reserved bits are unaffected; VIP and VIF are cleared. *)
          ELSE
            EFLAGS ← Pop(); (* 32-bit pop *)
            (* All non-reserved bits except IOPL, RF, VIP, and VM can be modified; IOPL, RF, VM, and all reserved bits are unaffected; VIP and VIF are cleared. *)
        FI;
      ELSE IF (Operandsize = 64)
        IF CPL > IOPL
          THEN
            RFLAGS ← Pop(); (* 64-bit pop *)
            (* All non-reserved bits except IF, IOPL, RF, VIP, and VM can be modified; IF, IOPL, RF, VM, and all reserved bits are unaffected; VIP and VIF are cleared. *)
          ELSE
            (* Other cases *)
      ELSE (* CPL ≤ 0 *)
        IF OperandSize = 32
          THEN
            IF CPL > IOPL
              THEN
                EFLAGS ← Pop(); (* 32-bit pop *)
                (* All non-reserved bits except IF, IOPL, RF, VIP, and VM can be modified; IF, IOPL, RF, VM, and all reserved bits are unaffected; VIP and VIF are cleared. *)
              ELSE
                (* Other cases *)
            ELSE (* CPL ≤ 0 *)
              IF OperandSize = 64
                THEN
                  RFLAGS ← Pop(); (* 64-bit pop *)
                  (* All non-reserved bits except IF, IOPL, RF, VIP, and VM can be modified; IF, IOPL, RF, VM, and all reserved bits are unaffected; VIP and VIF are cleared. *)
                ELSE
                  (* Other cases *)
            ELSE (* CPL = 0 *)
              IF (OperandSize = 32)
                THEN
                  EFLAGS ← Pop(); (* 32-bit pop *)
                  (* All non-reserved flags can be modified; if IF, IOPL, RF, VM, and all reserved bits are unaffected; VIP and VIF are cleared. *)
                ELSE
                  (* Other cases *)
            ELSE (* CPL > 0 *)
              IF (OperandSize = 64)
                THEN
                  RFLAGS ← Pop(); (* 64-bit pop *)
                  (* All non-reserved flags except IF, IOPL, RF, VIP, and VM can be modified; IF, IOPL, RF, VM, and all reserved bits are unaffected; VIP and VIF are cleared. *)
                ELSE
                  (* Other cases *)
          ELSE
            (* Other cases *)
      ELSE (* CPL ≤ 0 *)
        IF (OperandSize = 32)
          THEN
            EFLAGS ← Pop(); (* 32-bit pop *)
            (* All non-reserved flags except IF, IOPL, RF, VIP, and VM can be modified; IF, IOPL, RF, VM, and all reserved bits are unaffected; VIP and VIF are cleared. *)
          ELSE
            (* Other cases *)
        ELSE (* CPL > 0 *)
          IF (OperandSize = 64)
            THEN
              RFLAGS ← Pop(); (* 64-bit pop *)
              (* All non-reserved flags except IF, IOPL, RF, VIP, and VM can be modified; IF, IOPL, RF, VM, and all reserved bits are unaffected; VIP and VIF are cleared. *)
            ELSE
              (* Other cases *)
        ELSE (* Other cases *)
INSTRUCTION SET REFERENCE, N-Z

RFLAGS ← Pop(); (* 64-bit pop *)
(* All non-reserved bits except IOPL, RF, VIP, and VIF can be modified; IOPL, RF, VM, and all reserved bits are unaffected; VIP and VIF are cleared.*)
FI;
ELSE (* OperandSize = 16 *)
EFLAGS[15:0] ← Pop(); (* 16-bit pop *)
(* All non-reserved bits except IOPL can be modified; IOPL and all reserved bits are unaffected.*)
FI;
FI;
ELSE (* In Virtual-8086 Mode *)
IF IOPL = 3
THEN IF OperandSize = 32
THEN
EFLAGS ← Pop();
(* All non-reserved bits except VM, RF, IOPL, VIP, and VIF can be modified; VM, RF, IOPL, VIP, VIF, and all reserved bits are unaffected.*)
ELSE
EFLAGS[15:0] ← Pop(); FI;
(* All non-reserved bits except IOPL can be modified; IOPL and all reserved bits are unaffected.*)
ELSE (* IOPL < 3 *)
#GP(0); (* Trap to virtual-8086 monitor.*)
FI;
FI;
FI;

Flags Affected
All flags may be affected; see the Operation section for details.

Protected Mode Exceptions
#SS(0) If the top of stack is not within the stack segment.
#PF(fault-code) If a page fault occurs.
#AC(0) If an unaligned memory reference is made while the current privilege level is 3 and alignment checking is enabled.

Real-Address Mode Exceptions
#SS If the top of stack is not within the stack segment.
Virtual-8086 Mode Exceptions

#GP(0) If the I/O privilege level is less than 3.
If an attempt is made to execute the POPF/POPFD instruction with an operand-size override prefix.

#SS(0) If the top of stack is not within the stack segment.

#PF(fault-code) If a page fault occurs.

#AC(0) If an unaligned memory reference is made while alignment checking is enabled.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions

#GP(0) If the memory address is in a non-canonical form.

#SS(0) If the stack address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
POR—Bitwise Logical OR

Description

Performs a bitwise logical OR operation on the source operand (second operand) and the destination operand (first operand) and stores the result in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. Each bit of the result is set to 1 if either or both of the corresponding bits of the first and second operands are 1; otherwise, it is set to 0.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

Operation

DEST ← DEST OR SRC;

Intel C/C++ Compiler Intrinsic Equivalent

POR __m64 _mm_or_si64(__m64 m1, __m64 m2)
POR __m128i _mm_or_si128(__m128i m1, __m128i m2)

Flags Affected

None.

Numeric Exceptions

None.

Protected Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

#SS(0) If a memory operand effective address is outside the SS segment limit.
#UD  If CR0.EM[bit 2] = 1.
128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.

#NM  If CR0.TS[bit 3] = 1.

#MF  (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code)  If a page fault occurs.

#AC(0)  (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP(0)  (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.

#UD  If CR0.EM[bit 2] = 1.
128-bit operations will generate #UD only if CR4.OSFXSR[bit 9] = 0. Execution of 128-bit instructions on a non-SSE2 capable processor (one that is MMX technology capable) will result in the instruction operating on the mm registers, not #UD.

#NM  If CR0.TS[bit 3] = 1.

#MF  (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode

#PF(fault-code)  For a page fault.

#AC(0)  (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0)  If a memory address referencing the SS segment is in a non-canonical form.

#GP(0)  If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PREFETCH<sub>h</sub>—Prefetch Data Into Caches

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Comp/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 18</td>
<td>PREFETCHT0 m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Move data from m8 closer to the processor using T0 hint.</td>
</tr>
<tr>
<td>/1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 18</td>
<td>PREFETCHT1 m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Move data from m8 closer to the processor using T1 hint.</td>
</tr>
<tr>
<td>/2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 18</td>
<td>PREFETCHT2 m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Move data from m8 closer to the processor using T2 hint.</td>
</tr>
<tr>
<td>/3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0F 18</td>
<td>PREFETCHNTA m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Move data from m8 closer to the processor using NTA hint.</td>
</tr>
<tr>
<td>/0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Description
Fetches the line of data from memory that contains the byte specified with the source operand to a location in the cache hierarchy specified by a locality hint:

- **T0** (temporal data)—prefetch data into all levels of the cache hierarchy.
  - Pentium III processor—1st- or 2nd-level cache.
  - Pentium 4 and Intel Xeon processors—2nd-level cache.

- **T1** (temporal data with respect to first level cache)—prefetch data into level 2 cache and higher.
  - Pentium III processor—2nd-level cache.
  - Pentium 4 and Intel Xeon processors—2nd-level cache.

- **T2** (temporal data with respect to second level cache)—prefetch data into level 2 cache and higher.
  - Pentium III processor—2nd-level cache.
  - Pentium 4 and Intel Xeon processors—2nd-level cache.

- **NTA** (non-temporal data with respect to all cache levels)—prefetch data into non-temporal cache structure and into a location close to the processor, minimizing cache pollution.
  - Pentium III processor—1st-level cache
  - Pentium 4 and Intel Xeon processors—2nd-level cache

The source operand is a byte memory location. (The locality hints are encoded into the machine level instruction using bits 3 through 5 of the ModR/M byte. Use of any ModR/M value other than the specified ones will lead to unpredictable behavior.)

If the line selected is already present in the cache hierarchy at a level closer to the processor, no data movement occurs. Prefetches from uncachable or WC memory are ignored.
The PREFETCH\textit{h} instruction is merely a hint and does not affect program behavior. If executed, this instruction moves data closer to the processor in anticipation of future use.

The implementation of prefetch locality hints is implementation-dependent, and can be overloaded or ignored by a processor implementation. The amount of data prefetched is also processor implementation-dependent. It will, however, be a minimum of 32 bytes.

It should be noted that processors are free to speculatively fetch and cache data from system memory regions that are assigned a memory-type that permits speculative reads (that is, the WB, WC, and WT memory types). A PREFETCH\textit{h} instruction is considered a hint to this speculative behavior. Because this speculative fetching can occur at any time and is not tied to instruction execution, a PREFETCH\textit{h} instruction is not ordered with respect to the fence instructions (MFENCE, SFENCE, and LFENCE) or locked memory references. A PREFETCH\textit{h} instruction is also unordered with respect to CLFLUSH instructions, other PREFETCH\textit{h} instructions, or any other general instruction. It is ordered with respect to serializing instructions such as CPUID, WRMSR, OUT, and MOV CR.

This instruction’s operation is the same in non-64-bit modes and 64-bit mode.

**Operation**

FETCH (m8);

**Intel C/C++ Compiler Intrinsic Equivalent**

void \_mm\_prefetch(char \*p, int i)

The argument "\*p" gives the address of the byte (and corresponding cache line) to be prefetched. The value "i" gives a constant (_MM_HINT_T0, _MM_HINT_T1, _MM_HINT_T2, or _MM_HINT_NTA) that specifies the type of prefetch operation to be performed.

**Numeric Exceptions**

None.

**Exceptions (All Operating Modes)**

None.
**PSADBW—Compute Sum of Absolute Differences**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F F6 /r</td>
<td>PSADBW mm1, mm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Computes the absolute differences of the packed unsigned byte integers from mm2 /m64 and mm1; differences are then summed to produce an unsigned word integer result.</td>
</tr>
<tr>
<td>66 0F F6 /r</td>
<td>PSADBW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Computes the absolute differences of the packed unsigned byte integers from xmm2 /m128 and xmm1; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results.</td>
</tr>
</tbody>
</table>

**Description**

Computes the absolute value of the difference of 8 unsigned byte integers from the source operand (second operand) and from the destination operand (first operand). These 8 differences are then summed to produce an unsigned word integer result that is stored in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. Figure 4-5 shows the operation of the PSADBW instruction when using 64-bit operands.

When operating on 64-bit operands, the word integer result is stored in the low word of the destination operand, and the remaining bytes in the destination operand are cleared to all 0s.

When operating on 128-bit operands, two packed results are computed. Here, the 8 low-order bytes of the source and destination operands are operated on to produce a word result that is stored in the low word of the destination operand, and the 8 high-order bytes are operated on to produce a word result that is stored in bits 64 through 79 of the destination operand. The remaining bytes of the destination operand are cleared.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
INSTRUCTION SET REFERENCE, N-Z

Operation

PSADBW instructions when using 64-bit operands:

\[
\begin{align*}
\text{TEMP0} &\leftarrow \text{ABS}(\text{DEST}[7:0] \text{−} \text{SRC}[7:0]); \\
(* \text{ Repeat operation for bytes 2 through 6 } *) \\
\text{TEMP7} &\leftarrow \text{ABS}(\text{DEST}[63:56] \text{−} \text{SRC}[63:56]); \\
\text{DEST}[15:0] &\leftarrow \text{SUM}(\text{TEMP0:TEMP7}); \\
\text{DEST}[63:16] &\leftarrow 000000000000H;
\end{align*}
\]

PSADBW instructions when using 128-bit operands:

\[
\begin{align*}
\text{TEMP0} &\leftarrow \text{ABS}(\text{DEST}[7:0] \text{−} \text{SRC}[7:0]); \\
(* \text{ Repeat operation for bytes 2 through 14 } *) \\
\text{TEMP15} &\leftarrow \text{ABS}(\text{DEST}[127:120] \text{−} \text{SRC}[127:120]); \\
\text{DEST}[15:0] &\leftarrow \text{SUM}(\text{TEMP0:TEMP7}); \\
\text{DEST}[63:6] &\leftarrow 000000000000H; \\
\text{DEST}[79:64] &\leftarrow \text{SUM}(\text{TEMP8:TEMP15}); \\
\text{DEST}[127:80] &\leftarrow 000000000000H;
\end{align*}
\]

Intel C/C++ Compiler Intrinsic Equivalent

- PSADBW \texttt{__m64\_mm\_sad\_pu8(\_m64 a,\_m64 b)}
- PSADBW \texttt{__m128i\_mm\_sad\_epu8(\_m128i a,\_m128i b)}

Flags Affected

None.

Numeric Exceptions

None.

Figure 4-5. PSADBW Instruction Operation Using 64-bit Operands
Protected Mode Exceptions

#GP(0)  If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

#SS(0)  If a memory operand effective address is outside the SS segment limit.

#UD  If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM  If CR0.TS[bit 3] = 1.

#MF  (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code)  If a page fault occurs.

#AC(0)  (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP(0)  (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.

#UD  If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM  If CR0.TS[bit 3] = 1.

#MF  (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code)  For a page fault.

#AC(0)  (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions

Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0)  If a memory address referencing the SS segment is in a non-canonical form.
<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>#GP(0)</td>
<td>If the memory address is in a non-canonical form. (128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.</td>
</tr>
<tr>
<td>#UD</td>
<td>If CR0.EM[bit 2] = 1. (128-bit operations only) If CR4.OSFXSR[bit 9] = 0. (128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.</td>
</tr>
<tr>
<td>#NM</td>
<td>If CR0.TS[bit 3] = 1.</td>
</tr>
<tr>
<td>#MF</td>
<td>(64-bit operations only) If there is a pending x87 FPU exception.</td>
</tr>
<tr>
<td>#PF(fault-code)</td>
<td>If a page fault occurs.</td>
</tr>
<tr>
<td>#AC(0)</td>
<td>(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td>
</tr>
</tbody>
</table>
PSHUFB — Packed Shuffle Bytes

Description

PSHUFB performs in-place shuffles of bytes in the destination operand (the first operand) according to the shuffle control mask in the source operand (the second operand). The instruction permutes the data in the destination operand, leaving the shuffle mask unaffected. If the most significant bit (bit[7]) of each byte of the shuffle control mask is set, then constant zero is written in the result byte. Each byte in the shuffle control mask forms an index to permute the corresponding byte in the destination operand. The value of each index is the least significant 4 bits (128-bit operation) or 3 bits (64-bit operation) of the shuffle control byte. Both operands can be MMX register or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

Operation

PSHUFB with 64 bit operands:
for i = 0 to 7 {
    if (SRC[(i * 8)+7] == 1 ) then
        DEST[(i*8)+7..(i*8)+0] <- 0;
    else
        index[2..0] <- SRC[(i*8)+3 .. (i*8)+0];
        DEST[(i*8)+7..(i*8)+0] <- DEST[(index*8+7)..(index*8+0)];
    endif;
}

PSHUFB with 128 bit operands:
for i = 0 to 15 {
    if (SRC[(i * 8)+7] == 1 ) then
        DEST[(i*8)+7..(i*8)+0] <- 0;
    else
        index[3..0] <- SRC[(i*8)+3 .. (i*8)+0];
        DEST[(i*8)+7..(i*8)+0] <- DEST[(index*8+7)..(index*8+0)];
    endif;
}
INSTRUCTION SET REFERENCE, N-Z

```c
endif
}
```

![Figure 4-6. PSHUB with 64-Bit Operands](image)

**Intel C/C++ Compiler Intrinsic Equivalent**

- `PSHUFB __m64 _mm_shuffle_pi8 (__m64 a, __m64 b)`
- `PSHUFB __m128i _mm_shufflehi_epi16(__m128i a, int n)`

**Protected Mode Exceptions**

- `#GP(0)` If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.
  (128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
- `#SS(0)` If a memory operand effective address is outside the SS segment limit.
- `#PF(fault-code)` If a page fault occurs.
- `#UD` If CR0.EM = 1.
  (128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
  If CPUID.SSSE3(ECX bit 9) = 0.
- `#NM` If TS bit in CR0 is set.
- `#MF` (64-bit operations only) If there is a pending x87 FPU exception.
- `#AC(0)` (64-bit operations only) If alignment checking is enabled and unaligned memory reference is made while the current privilege level is 3.
Real Mode Exceptions

- **#GP(0)**: If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.
  - (128-bit operations only) If not aligned on 16-byte boundary, regardless of segment.
- **#UD**: If CR0.EM = 1.
  - (128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
  - If CPUID.SSSE3(ECX bit 9) = 0.
- **#NM**: If TS bit in CR0 is set.
- **#MF**: (64-bit operations only) If there is a pending x87 FPU exception.

Virtual 8086 Mode Exceptions

Same exceptions as in Real Address Mode.

- **#PF(fault-code)**: If a page fault occurs.
- **#AC(0)**: (64-bit operations only) If alignment checking is enabled and unaligned memory reference is made.

Compatibility Mode Exceptions

Same as for protected mode exceptions.

64-Bit Mode Exceptions

- **#SS(0)**: If a memory address referencing the SS segment is in a non-canonical form.
- **#GP(0)**: If the memory address is in a non-canonical form.
  - (128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
- **#UD**: If CR0.EM[bit 2] = 1.
  - (128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
  - If CPUID.01H:ECX.SSSE3[bit 9] = 0.
- **#NM**: If CR0.TS[bit 3] = 1.
- **#MF**: (64-bit operations only) If there is a pending x87 FPU exception.
- **#PF(fault-code)**: If a page fault occurs.
- **#AC(0)**: (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PSHUFD—Shuffle Packed Doublewords

**Description**

Copies doublewords from source operand (second operand) and inserts them in the destination operand (first operand) at the locations selected with the order operand (third operand). Figure 4-7 shows the operation of the PSHUFD instruction and the encoding of the order operand. Each 2-bit field in the order operand selects the contents of one doubleword location in the destination operand. For example, bits 0 and 1 of the order operand select the contents of doubleword 0 of the destination operand. The encoding of bits 0 and 1 of the order operand (see the field encoding in Figure 4-7) determines which doubleword from the source operand will be copied to doubleword 0 of the destination operand.

![Figure 4-7. PSHUFD Instruction Operation](image)

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The order operand is an 8-bit immediate. Note that this instruction permits a doubleword in the source operand to be copied to more than one doubleword location in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
**Operation**

\[
\begin{align*}
\text{DEST}[31:0] & \leftarrow (\text{SRC} \gg (\text{ORDER}[1:0] \ast 32))[31:0]; \\
\text{DEST}[63:32] & \leftarrow (\text{SRC} \gg (\text{ORDER}[3:2] \ast 32))[31:0]; \\
\text{DEST}[95:64] & \leftarrow (\text{SRC} \gg (\text{ORDER}[5:4] \ast 32))[31:0]; \\
\text{DEST}[127:96] & \leftarrow (\text{SRC} \gg (\text{ORDER}[7:6] \ast 32))[31:0];
\end{align*}
\]

**Intel C/C++ Compiler Intrinsic Equivalent**

```
PSHUFD _mm128i _mm_shuffle_epi32(_mm128i a, int n)
```

**Flags Affected**

None.

**Numeric Exceptions**

None.

**Protected Mode Exceptions**

- **#GP(0)**: If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
  
  If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

- **#SS(0)**: If a memory operand effective address is outside the SS segment limit.

- **#UD**: If CR0.EM[bit 2] = 1.
  
  If CR4.OSFXSR[bit 9] = 0.
  
  If CPUID.01H:EDX.SSE2[bit 26] = 0.

- **#NM**: If CR0.TS[bit 3] = 1.

- **#PF(fault-code)**: If a page fault occurs.

**Real-Address Mode Exceptions**

- **#GP(0)**: If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
  
  If any part of the operand lies outside of the effective address space from 0 to FFFFH.

- **#UD**: If CR0.EM[bit 2] = 1.
  
  If CR4.OSFXSR[bit 9] = 0.
  
  If CPUID.01H:EDX.SSE2[bit 26] = 0.

- **#NM**: If CR0.TS[bit 3] = 1.
Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#PF(fault-code) If a page fault occurs.
**PSHUFHW—Shuffle Packed High Words**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F 70 /r ib</td>
<td>PSHUFHW xmm1, xmm2/m128, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shuffle the high words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.</td>
</tr>
</tbody>
</table>

**Description**

Copies words from the high quadword of the source operand (second operand) and inserts them in the high quadword of the destination operand (first operand) at word locations selected with the order operand (third operand). This operation is similar to the operation used by the PSHUFD instruction, which is illustrated in Figure 4-7. For the PSHUFHW instruction, each 2-bit field in the order operand selects the contents of one word location in the high quadword of the destination operand. The binary encodings of the order operand fields select words (0, 1, 2 or 3, 4) from the high quadword of the source operand to be copied to the destination operand. The low quadword of the source operand is copied to the low quadword of the destination operand.

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The order operand is an 8-bit immediate. Note that this instruction permits a word in the high quadword of the source operand to be copied to more than one word location in the high quadword of the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

DEST[63:0] ← SRC[63:0];
DEST[79:64] ← (SRC >> (ORDER[1:0] * 16))[79:64];
DEST[95:80] ← (SRC >> (ORDER[3:2] * 16))[79:64];
DEST[111:96] ← (SRC >> (ORDER[5:4] * 16))[79:64];
DEST[127:112] ← (SRC >> (ORDER[7:6] * 16))[79:64];

**Intel C/C++ Compiler Intrinsic Equivalent**

PSHUFHW __m128i _mm_shufflehi_epi16(__m128i a, int n)

**Flags Affected**

None.
Numeric Exceptions
None.

Protected Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#PF(fault-code) If a page fault occurs.

Real-Address Mode Exceptions
#GP(0) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
If memory operand is not aligned on a 16-byte boundary, regardless of segment.
INSTRUCTION SET REFERENCE, N-Z

#UD If CR0.EM[bit 2] = 1.
   If CR4.OSFXSR[bit 9] = 0.
   If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#PF(fault-code) If a page fault occurs.
INSTRUCTION SET REFERENCE, N-Z

PSHUFLW—Shuffle Packed Low Words

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2 0F 70 /r ib</td>
<td>PSHUFLW xmm1, xmm2/m128, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shuffle the low words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.</td>
</tr>
</tbody>
</table>

Description

Copies words from the low quadword of the source operand (second operand) and inserts them in the low quadword of the destination operand (first operand) at word locations selected with the order operand (third operand). This operation is similar to the operation used by the PSHUFD instruction, which is illustrated in Figure 4-7. For the PSHUFLW instruction, each 2-bit field in the order operand selects the contents of one word location in the low quadword of the destination operand. The binary encodings of the order operand fields select words (0, 1, 2, or 3) from the low quadword of the source operand to be copied to the destination operand. The high quadword of the source operand is copied to the high quadword of the destination operand.

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The order operand is an 8-bit immediate. Note that this instruction permits a word in the low quadword of the source operand to be copied to more than one word location in the low quadword of the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

Operation

DEST[15:0] ← (SRC >> (ORDER[1:0] * 16))[15:0];
DEST[31:16] ← (SRC >> (ORDER[3:2] * 16))[15:0];
DEST[63:48] ← (SRC >> (ORDER[7:6] * 16))[15:0];
DEST[127:64] ← SRC[127:64];

Intel C/C++ Compiler Intrinsic Equivalent

PSHUFLW __m128i __mm_shufflelo_epi16(__m128i a, int n)

Flags Affected

None.
Numeric Exceptions
None.

Protected Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.

#PF(fault-code) If a page fault occurs.

Real-Address Mode Exceptions

#GP(0) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.

#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.
If memory operand is not aligned on a 16-byte boundary, regardless of segment.
INSTRUCTION SET REFERENCE, N-Z

#UD  If CR0.EM[bit 2] = 1.
    If CR4.OSFXSR[bit 9] = 0.
    If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM  If CR0.TS[bit 3] = 1.

#PF(fault-code)  If a page fault occurs.
PSHUFW—Shuffle Packed Words

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 70 r/i b</td>
<td>PSHUFW mm1, mm2/m64, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shuffle the words in mm2/m64 based on the encoding in imm8 and store the result in mm1.</td>
</tr>
</tbody>
</table>

**Description**

Copies words from the source operand (second operand) and inserts them in the destination operand (first operand) at word locations selected with the order operand (third operand). This operation is similar to the operation used by the PSHUFD instruction, which is illustrated in Figure 4-7. For the PSHUFW instruction, each 2-bit field in the order operand selects the contents of one word location in the destination operand. The encodings of the order operand fields select words from the source operand to be copied to the destination operand.

The source operand can be an MMX technology register or a 64-bit memory location. The destination operand is an MMX technology register. The order operand is an 8-bit immediate. Note that this instruction permits a word in the source operand to be copied to more than one word location in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

\[
\begin{align*}
\text{DEST}[15:0] &= (\text{SRC} >> (\text{ORDER}[1:0] * 16))[15:0]; \\
\text{DEST}[31:16] &= (\text{SRC} >> (\text{ORDER}[3:2] * 16))[15:0]; \\
\text{DEST}[47:32] &= (\text{SRC} >> (\text{ORDER}[5:4] * 16))[15:0]; \\
\text{DEST}[63:48] &= (\text{SRC} >> (\text{ORDER}[7:6] * 16))[15:0];
\end{align*}
\]

**Intel C/C++ Compiler Intrinsic Equivalent**

PSHUFW __m64 _mm_shuffle_pi16(__m64 a, int n)

**Flags Affected**

None.

**Numeric Exceptions**

None.
INSTRUCTION SET REFERENCE, N-Z

Protected Mode Exceptions

#GP(0)    If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)    If a memory operand effective address is outside the SS segment limit.
#UD       If CR0.EM[bit 2] = 1.
#NM       If CR0.TS[bit 3] = 1.
#MF       If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0)    If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP(0)    If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD       If CR0.EM[bit 2] = 1.
#NM       If CR0.TS[bit 3] = 1.
#MF       If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

Compatibility Mode Exceptions

Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0)    If a memory address referencing the SS segment is in a non-canonical form.
#GP(0)    If the memory address is in a non-canonical form.
#UD       If CR0.EM[bit 2] = 1.
#NM       If CR0.TS[bit 3] = 1.
#MF       If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0)    If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PSIGNB/PSIGNW/PSIGND — Packed SIGN

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 38 08 /r</td>
<td>PSIGNB mm1, mm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Negate packed byte integers in mm1 if the corresponding sign in mm2/m64 is less than zero.</td>
</tr>
<tr>
<td>66 0F 38 08 /r</td>
<td>PSIGNB xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Negate packed byte integers in xmm1 if the corresponding sign in xmm2/m128 is less than zero.</td>
</tr>
<tr>
<td>0F 38 09 /r</td>
<td>PSIGNW mm1, mm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Negate packed 16-bit integers in mm1 if the corresponding sign in mm2/m64 is less than zero.</td>
</tr>
<tr>
<td>66 0F 38 09 /r</td>
<td>PSIGNW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Negate packed 16-bit integers in xmm1 if the corresponding sign in xmm2/m128 is less than zero.</td>
</tr>
<tr>
<td>0F 38 0A /r</td>
<td>PSIGND mm1, mm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Negate packed doubleword integers in mm1 if the corresponding sign in mm2/m64 is less than zero.</td>
</tr>
<tr>
<td>66 0F 38 0A /r</td>
<td>PSIGND xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Negate packed doubleword integers in xmm1 if the corresponding sign in xmm2/m128 is less than zero.</td>
</tr>
</tbody>
</table>

Description

PSIGNB/PSIGNW/PSIGND negates each data element of the destination operand (the first operand) if the sign of the corresponding data element in the source operand (the second operand) is less than zero. If the sign of a data element in the source operand is positive, the corresponding data element in the destination operand is unchanged. If a data element in the source operand is zero, the corresponding data element in the destination operand is set to zero.

PSIGNB operates on signed bytes. PSIGNW operates on 16-bit signed words. PSIGND operates on signed 32-bit integers. Both operands can be MMX register or XMM registers. When the source operand is a 128bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

Operation

PSIGNB with 64 bit operands:

```plaintext
if (SRC[7..0] < 0 )
    DEST[7..0] <- Neg(DEST[7..0])
else if(SRC[7..0] == 0 )
```
INSTRUCTION SET REFERENCE, N-Z

DEST[7..0] <- 0
else if(SRC[7..0] > 0 )
    DEST[7..0] <- DEST[7..0]
Repeat operation for 2nd through 7th bytes

if (SRC[63..56] < 0 )
    DEST[63..56] <- Neg(DEST[63..56])
else if(SRC[63..56] == 0 )
    DEST[63..56] <- 0
else if(SRC[63..56] > 0 )
    DEST[63..56] <- DEST[63..56]

PSIGNB with 128 bit operands:
if (SRC[7..0] < 0 )
    DEST[7..0] <- Neg(DEST[7..0])
else if(SRC[7..0] == 0 )
    DEST[7..0] <- 0
else if(SRC[7..0] > 0 )
    DEST[7..0] <- DEST[7..0]
Repeat operation for 2nd through 15th bytes
if (SRC[127..120] < 0 )
    DEST[127..120] <- Neg(DEST[127..120])
else if(SRC[127..120] == 0 )
    DEST[127..120] <- 0
else if(SRC[127..120] > 0 )
    DEST[127..120] <- DEST[127..120]

PSIGNW with 64 bit operands:
if (SRC[15..0] < 0 )
    DEST[15..0] <- Neg(DEST[15..0])
else if(SRC[15..0] == 0 )
    DEST[15..0] <- 0
else if(SRC[15..0] > 0 )
    DEST[15..0] <- DEST[15..0]
Repeat operation for 2nd through 3rd words
if (SRC[63..48] < 0 )
    DEST[63..48] <- Neg(DEST[63..48])
else if(SRC[63..48] == 0 )
    DEST[63..48] <- 0
else if(SRC[63..48] > 0 )
    DEST[63..48] <- DEST[63..48]

PSIGNW with 128 bit operands:
if (SRC[15..0] < 0 )
DEST[15...0] <- Neg(DEST[15...0])
else if(SRC[15...0] == 0 )
    DEST[15...0] <- 0
else if(SRC[15...0] > 0 )
    DEST[15...0] <- DEST[15...0]
Repeat operation for 2nd through 7th words
if (SRC[127...112] < 0 )
    DEST[127...112] <- Neg(DEST[127...112])
else if(SRC[127...112] == 0 )
    DEST[127...112] <- 0
else if(SRC[127...112] > 0 )
    DEST[127...112] <- DEST[127...112]

PSIGND with 64 bit operands:
if (SRC[31...0] < 0 )
    DEST[31...0] <- Neg(DEST[31...0])
else if(SRC[31...0] == 0 )
    DEST[31...0] <- 0
else if(SRC[31...0] > 0 )
    DEST[31...0] <- DEST[31...0]
if (SRC[63..32] < 0 )
    DEST[63..32] <- Neg(DEST[63..32])
else if(SRC[63..32] == 0 )
    DEST[63..32] <- 0
else if(SRC[63..32] > 0 )
    DEST[63..32] <- DEST[63..32]

PSIGND with 128 bit operands:
if (SRC[31...0] < 0 )
    DEST[31...0] <- Neg(DEST[31...0])
else if(SRC[31...0] == 0 )
    DEST[31...0] <- 0
else if(SRC[31...0] > 0 )
    DEST[31...0] <- DEST[31...0]
Repeat operation for 2nd through 3rd double words
if (SRC[127..96] < 0 )
    DEST[127..96] <- Neg(DEST[127..96])
else if(SRC[127..96] == 0 )
    DEST[127..96] <- 0
else if(SRC[127..96] > 0 )
    DEST[127..96] <- DEST[127..96]

**Intel C/C++ Compiler Intrinsic Equivalent**

PSIGNB    __m64_mm_sign_pi8 (__m64 a, __m64 b)
INSTRUCTION SET REFERENCE, N-Z

PSIGNB  __m128i _mm_sign_epi8 (__m128i a, __m128i b)
PSIGNW  __m64   _mm_sign_pi16 (__m64  a, __m64  b)
PSIGNW  __m128i _mm_sign_epi16 (__m128i a, __m128i b)
PSIGND  __m64   _mm_sign_pi32 (__m64  a, __m64  b)
PSIGND  __m128i _mm_sign_epi32 (__m128i a, __m128i b)

Protected Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS,
      ES, FS or GS segments.
     (128-bit operations only) If not aligned on 16-byte boundary,
      regardless of segment.
#SS(0) If a memory operand effective address is outside the SS
      segment limit.
#PF(fault-code) If a page fault occurs.
#UD If CR0.EM = 1.
     (128-bit operations only) If CR4.OSFXSR(bit 9) = 0.
     If CPUID.SSSE3(ECX bit 9) = 0.
#NM If TS bit in CR0 is set.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#AC(0) (64-bit operations only) If alignment checking is enabled and
      unaligned memory reference is made while the current privilege
      level is 3.

Real Mode Exceptions
#GP(0) If any part of the operand lies outside of the effective address
      space from 0 to 0FFFFH.
     (128-bit operations only) If not aligned on 16-byte boundary,
      regardless of segment.
#UD (128-bit operations only) If CR0.EM = 1. If CR4.OSFXSR(bit 9) = 0.
     If CPUID.SSSE3(ECX bit 9) = 0.
#NM If TS bit in CR0 is set.
#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual 8086 Mode Exceptions
Same exceptions as in Real Address Mode.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and
      unaligned memory reference is made.
Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:ECX.SSSE3[bit 9] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PSLLDQ—Shift Double Quadword Left Logical

**Description**
Shifts the destination operand (first operand) to the left by the number of bytes specified in the count operand (second operand). The empty low-order bytes are cleared (set to all 0s). If the value specified by the count operand is greater than 15, the destination operand is set to all 0s. The destination operand is an XMM register. The count operand is an 8-bit immediate.

**Operation**
\[
\text{TEMP} \leftarrow \text{COUNT}; \\
\text{IF} \ (\text{TEMP} > 15) \ \text{THEN} \ \text{TEMP} \leftarrow 16; \ \text{FI}; \\
\text{DEST} \leftarrow \text{DEST} \ll (\text{TEMP} \times 8);
\]

**Intel C/C++ Compiler Intrinsic Equivalent**
PSLLDQ __m128i _mm_slli_si128 ( __m128i a, int imm)

**Flags Affected**
None.

**Numeric Exceptions**
None.

**Protected Mode Exceptions**

- #UD
  - If CR0.EM[bit 2] = 1.
  - If CR4.OSFXSR[bit 9] = 0.
  - If CPUID.01H:EDX.SSE2[bit 26] = 0.
- #NM
  - If CR0.TS[bit 3] = 1.

**Real-Address Mode Exceptions**
Same exceptions as in Protected Mode.
Virtual-8086 Mode Exceptions
Same exceptions as in Protected Mode.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
Same exceptions as in Protected Mode.
INSTRUCTION SET REFERENCE, N-Z

PSLLW/PSLLD/PSLLQ—Shift Packed Data Left Logical

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F F1 /r</td>
<td>PSLLW mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift words in mm left mm/m64 while shifting in 0s.</td>
</tr>
<tr>
<td>66 0F F1 /r</td>
<td>PSLLW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift words in xmm1 left by xmm2/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>0F 71 /6 ib</td>
<td>PSLLW xmm1, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift words in mm left by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>66 0F 71 /6 ib</td>
<td>PSLLW xmm1, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift words in xmm1 left by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>0F F2 /r</td>
<td>PSLLD mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift doublewords in mm left by mm/m64 while shifting in 0s.</td>
</tr>
<tr>
<td>66 0F F2 /r</td>
<td>PSLLD xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift doublewords in xmm1 left by xmm2/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>0F 72 /6 ib</td>
<td>PSLLD mm, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift doublewords in mm left by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>66 0F 72 /6 ib</td>
<td>PSLLD xmm1, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift doublewords in xmm1 left by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>0F F3 /r</td>
<td>PSLLQ mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift quadword in mm left by mm/m64 while shifting in 0s.</td>
</tr>
<tr>
<td>66 0F F3 /r</td>
<td>PSLLQ xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift quadwords in xmm1 left by xmm2/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>0F 73 /6 ib</td>
<td>PSLLQ mm, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift quadword in mm left by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>66 0F 73 /6 ib</td>
<td>PSLLQ xmm1, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift quadwords in xmm1 left by imm8 while shifting in 0s.</td>
</tr>
</tbody>
</table>

Description

Shifts the bits in the individual data elements (words, doublewords, or quadword) in the destination operand (first operand) to the left by the number of bits specified in the count operand (second operand). As the bits in the data elements are shifted left, the empty low-order bits are cleared (set to 0). If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination operand is set to all 0s. Figure 4-8 gives an example of shifting words in a 64-bit operand.
The destination operand may be an MMX technology register or an XMM register; the count operand can be either an MMX technology register or an 64-bit memory location, an XMM register or a 128-bit memory location, or an 8-bit immediate. Note that only the first 64-bits of a 128-bit count operand are checked to compute the count.

The PSLLW instruction shifts each of the words in the destination operand to the left by the number of bits specified in the count operand; the PSLLD instruction shifts each of the doublewords in the destination operand; and the PSLLQ instruction shifts the quadword (or quadwords) in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

**PSLLW instruction with 64-bit operand:**

IF (COUNT > 15)
THEN
   DEST[64:0] ← 0000000000000000H;
ELSE
   DEST[15:0] ← ZeroExtend(DEST[15:0] << COUNT);
   (* Repeat shift operation for 2nd and 3rd words *)
   DEST[63:48] ← ZeroExtend(DEST[63:48] << COUNT);
FI;

**PSLLD instruction with 64-bit operand:**

IF (COUNT > 31)
THEN
   DEST[64:0] ← 0000000000000000H;
ELSE
   DEST[31:0] ← ZeroExtend(DEST[31:0] << COUNT);
   DEST[63:32] ← ZeroExtend(DEST[63:32] << COUNT);
FI;

**PSLLQ instruction with 64-bit operand:**

IF (COUNT > 63)
THEN
    DEST[64:0] ← 0000000000000000H;
ELSE
    DEST ← ZeroExtend(DEST << COUNT);
FI;

PSLLW instruction with 128-bit operand:
    COUNT ← COUNT_SOURCE[63:0];
    IF (COUNT > 15)
        THEN
            DEST[128:0] ← 00000000000000000000000000000000H;
        ELSE
            DEST[15:0] ← ZeroExtend(DEST[15:0] << COUNT);
        (* Repeat shift operation for 2nd through 7th words *)
            DEST[127:112] ← ZeroExtend(DEST[127:112] << COUNT);
    FI;

PSLLD instruction with 128-bit operand:
    COUNT ← COUNT_SOURCE[63:0];
    IF (COUNT > 31)
        THEN
            DEST[128:0] ← 00000000000000000000000000000000H;
        ELSE
            DEST[31:0] ← ZeroExtend(DEST[31:0] << COUNT);
        (* Repeat shift operation for 2nd and 3rd doublewords *)
            DEST[127:96] ← ZeroExtend(DEST[127:96] << COUNT);
    FI;

PSLLQ instruction with 128-bit operand:
    COUNT ← COUNT_SOURCE[63:0];
    IF (COUNT > 63)
        THEN
            DEST[128:0] ← 00000000000000000000000000000000H;
        ELSE
            DEST[63:0] ← ZeroExtend(DEST[63:0] << COUNT);
            DEST[127:64] ← ZeroExtend(DEST[127:64] << COUNT);
        FI;

**Intel C/C++ Compiler Intrinsic Equivalents**

PSLLW __m64 _mm_slli_pi16 (__m64 m, int count)
PSLLW __m64 _mm_sll_pi16(__m64 m, __m64 count)
PSLLW __m128i _mm_slli_pi16(__m64 m, int count)
PSLLW __m128i _mm_sll_pi16(__m128i m, __m128i count)
INSTRUCTION SET REFERENCE, N-Z

PSLLD __m64 _mm_slli_pi32(__m64 m, int count)
PSLLD __m64 _mm_sll_pi32(__m64 m, __m64 count)
PSLLD __m128i _mm_slli_epi32(__m128i m, int count)
PSLLD __m128i _mm_sll_epi32(__m128i m, __m128i count)
PSLLQ __m64 _mm_slli_si64(__m64 m, int count)
PSLLQ __m64 _mm_sll_si64(__m64 m, __m64 count)
PSLLQ __m128i _mm_slli_si64(__m128i m, int count)
PSLLQ __m128i _mm_sll_si64(__m128i m, __m128i count)

Flags Affected
None.

Numeric Exceptions
None.

Protected Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.
INSTRUCTION SET REFERENCE, N-Z

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PSRAW/PSRAD—Shift Packed Data Right Arithmetic

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F E1 /r</td>
<td>PSRAW mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift words in mm right by mm/m64 while shifting in sign bits.</td>
</tr>
<tr>
<td>66 0F E1 /r</td>
<td>PSRAW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift words in xmm1 right by xmm2/m128 while shifting in sign bits.</td>
</tr>
<tr>
<td>0F 71 /4 ib</td>
<td>PSRAW mm, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift words in mm right by imm8 while shifting in sign bits.</td>
</tr>
<tr>
<td>66 0F 71 /4 ib</td>
<td>PSRAW xmm1, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift words in xmm1 right by imm8 while shifting in sign bits.</td>
</tr>
<tr>
<td>0F E2 /r</td>
<td>PSRAD mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift doublewords in mm right by mm/m64 while shifting in sign bits.</td>
</tr>
<tr>
<td>66 0F E2 /r</td>
<td>PSRAD xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift doubleword in xmm1 right by xmm2 /m128 while shifting in sign bits.</td>
</tr>
<tr>
<td>0F 72 /4 ib</td>
<td>PSRAD mm, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift doublewords in mm right by imm8 while shifting in sign bits.</td>
</tr>
<tr>
<td>66 0F 72 /4 ib</td>
<td>PSRAD xmm1, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift doublewords in xmm1 right by imm8 while shifting in sign bits.</td>
</tr>
</tbody>
</table>

Description
Shifts the bits in the individual data elements (words or doublewords) in the destination operand (first operand) to the right by the number of bits specified in the count operand (second operand). As the bits in the data elements are shifted right, the empty high-order bits are filled with the initial value of the sign bit of the data element. If the value specified by the count operand is greater than 15 (for words) or 31 (for doublewords), each destination data element is filled with the initial value of the sign bit of the element. (Figure 4-9 gives an example of shifting words in a 64-bit operand.)
The destination operand may be an MMX technology register or an XMM register; the count operand can be either an MMX technology register or a 64-bit memory location, an XMM register or a 128-bit memory location, or an 8-bit immediate. Note that only the first 64-bits of a 128-bit count operand are checked to compute the count.

The PSRAW instruction shifts each of the words in the destination operand to the right by the number of bits specified in the count operand, and the PSRAD instruction shifts each of the doublewords in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

PSRAW instruction with 64-bit operand:

```plaintext
IF (COUNT > 15)
   THEN COUNT ← 16;
FI;
DEST[15:0] ← SignExtend(DEST[15:0] >> COUNT);
(* Repeat shift operation for 2nd and 3rd words *)
DEST[63:48] ← SignExtend(DEST[63:48] >> COUNT);
```

PSRAD instruction with 64-bit operand:

```plaintext
IF (COUNT > 31)
   THEN COUNT ← 32;
FI;
DEST[31:0] ← SignExtend(DEST[31:0] >> COUNT);
DEST[63:32] ← SignExtend(DEST[63:32] >> COUNT);
```

PSRAW instruction with 128-bit operand:

```plaintext
COUNT ← COUNT_SOURCE[63:0];
```
IF (COUNT > 15)
    THEN COUNT ← 16;
FI;
DEST[15:0] ← SignExtend(DEST[15:0] >> COUNT);
(* Repeat shift operation for 2nd through 7th words *)
DEST[127:112] ← SignExtend(DEST[127:112] >> COUNT);

PSRAD instruction with 128-bit operand:
    COUNT ← COUNT_SOURCE[63:0];
    IF (COUNT > 31)
        THEN COUNT ← 32;
    FI;
    DEST[31:0] ← SignExtend(DEST[31:0] >> COUNT);
(* Repeat shift operation for 2nd and 3rd doublewords *)
DEST[127:96] ← SignExtend(DEST[127:96] >> COUNT);

Intel C/C++ Compiler Intrinsic Equivalents
PSRAW  __m64  _mm_srai_pi16 (__m64 m, int count)
PSRAW  __m64  _mm_sraw_pi16 (__m64 m, __m64 count)
PSRAD  __m64  _mm_srai_pi32 (__m64 m, int count)
PSRAD  __m64  _mm_sra_pi32 (__m64 m, __m64 count)
PSRAW  __m128i _mm_srai_epi16(__m128i m, int count)
PSRAW  __m128i _mm_sra_epi16(__m128i m, __m128i count)
PSRAD  __m128i _mm_srai_epi32 (__m128i m, int count)
PSRAD  __m128i _mm_sra_epi32 (__m128i m, __m128i count)

Flags Affected
None.

Numeric Exceptions
None.

Protected Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
INSTRUCTION SET REFERENCE, N-Z

#SS(0) If a memory operand effective address is outside the SS segment limit.
#UD If CR0.EM[bit 2] = 1.
   (128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
   (128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
   If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD If CR0.EM[bit 2] = 1.
   (128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
   (128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
   (128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code) If a page fault occurs.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PSRLDQ—Shift Double Quadword Right Logical

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 73 /3 ib</td>
<td>PSRLDQ xmm1, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift xmm1 right by imm8 while shifting in 0s.</td>
</tr>
</tbody>
</table>

Description
Shifts the destination operand (first operand) to the right by the number of bytes specified in the count operand (second operand). The empty high-order bytes are cleared (set to all 0s). If the value specified by the count operand is greater than 15, the destination operand is set to all 0s. The destination operand is an XMM register. The count operand is an 8-bit immediate.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

Operation
TEMP ← COUNT;
IF (TEMP > 15) THEN TEMP ← 16; Fi;
DEST ← DEST >> (temp * 8);

Intel C/C++ Compiler Intrinsic Equivalents
PSRLDQ __m128i _mm_srli_si128 ( __m128i a, int imm)

Flags Affected
None.

Numeric Exceptions
None.

Protected Mode Exceptions

#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.

Real-Address Mode Exceptions
Same exceptions as in Protected Mode.
Virtual-8086 Mode Exceptions
Same exceptions as in Protected Mode.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
Same exceptions as in Protected Mode.

Numeric Exceptions
None.
INSTRUCTION SET REFERENCE, N-Z

PSRLW/PSRLD/PSRLQ—Shift Packed Data Right Logical

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F D1 /r</td>
<td>PSRLW mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift words in mm right by amount specified in mm/m64 while shifting in 0s.</td>
</tr>
<tr>
<td>66 0F D1 /r</td>
<td>PSRLW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift words in xmm1 right by amount specified in xmm2/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>0F 71 /2 ib</td>
<td>PSRLW mm, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift words in mm right by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>66 0F 71 /2 ib</td>
<td>PSRLW xmm1, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift words in xmm1 right by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>0F D2 /r</td>
<td>PSRLD mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift doublewords in mm right by amount specified in mm/m64 while shifting in 0s.</td>
</tr>
<tr>
<td>66 0F D2 /r</td>
<td>PSRLD xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift doublewords in xmm1 right by amount specified in xmm2/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>0F 72 /2 ib</td>
<td>PSRLD mm, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift doublewords in mm right by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>66 0F 72 /2 ib</td>
<td>PSRLD xmm1, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift doublewords in xmm1 right by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>0F D3 /r</td>
<td>PSRLQ mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift quadwords in mm right by amount specified in mm/m64 while shifting in 0s.</td>
</tr>
<tr>
<td>66 0F D3 /r</td>
<td>PSRLQ xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift quadwords in xmm1 right by amount specified in xmm2/m128 while shifting in 0s.</td>
</tr>
<tr>
<td>0F 73 /2 ib</td>
<td>PSRLQ mm, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift mm right by imm8 while shifting in 0s.</td>
</tr>
<tr>
<td>66 0F 73 /2 ib</td>
<td>PSRLQ xmm1, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift quadwords in xmm1 right by imm8 while shifting in 0s.</td>
</tr>
</tbody>
</table>

**Description**

Shifts the bits in the individual data elements (words, doublewords, or quadword) in the destination operand (first operand) to the right by the number of bits specified in the count operand (second operand). As the bits in the data elements are shifted right, the empty high-order bits are cleared (set to 0). If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination operand is set to all 0s. Figure 4-10 gives an example of shifting words in a 64-bit operand.
The destination operand may be an MMX technology register or an XMM register; the count operand can be either an MMX technology register or an 64-bit memory location, an XMM register or a 128-bit memory location, or an 8-bit immediate. Note that only the first 64-bits of a 128-bit count operand are checked to compute the count.

The PSRLW instruction shifts each of the words in the destination operand to the right by the number of bits specified in the count operand; the PSRLD instruction shifts each of the doublewords in the destination operand; and the PSRLQ instruction shifts the quadword (or quadwords) in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

**PSRLW instruction with 64-bit operand:**
- \[ \text{IF} \ (\text{COUNT} > 15) \]
- \[ \text{THEN} \]
- \[ \text{DEST}[64:0] \leftarrow \text{0000000000000000H} \]
- \[ \text{ELSE} \]
- \[ \text{DEST}[15:0] \leftarrow \text{ZeroExtend}(\text{DEST}[15:0] \gg \text{COUNT}); \]
- \[ (* \text{Repeat shift operation for 2nd and 3rd words } *) \]
- \[ \text{DEST}[63:48] \leftarrow \text{ZeroExtend}(\text{DEST}[63:48] \gg \text{COUNT}); \]
- \[ \text{FI;} \]

**PSRLD instruction with 64-bit operand:**
- \[ \text{IF} \ (\text{COUNT} > 31) \]
- \[ \text{THEN} \]
- \[ \text{DEST}[64:0] \leftarrow \text{0000000000000000H} \]
- \[ \text{ELSE} \]
- \[ \text{DEST}[31:0] \leftarrow \text{ZeroExtend}(\text{DEST}[31:0] \gg \text{COUNT}); \]
- \[ \text{DEST}[63:32] \leftarrow \text{ZeroExtend}(\text{DEST}[63:32] \gg \text{COUNT}); \]
- \[ \text{FI;} \]

**PSRLQ instruction with 64-bit operand:**
- \[ \text{IF} \ (\text{COUNT} > 63) \]
THEN
  DEST[64:0] ← 0000000000000000H
ELSE
  DEST ← ZeroExtend(DEST >> COUNT);
FI;

PSRLW instruction with 128-bit operand:
  COUNT ← COUNT_SOURCE[63:0];
  IF (COUNT > 15)
  THEN
    DEST[128:0] ← 00000000000000000000000000000000H
  ELSE
    DEST[15:0] ← ZeroExtend(DEST[15:0] >> COUNT);
    (* Repeat shift operation for 2nd through 7th words *)
    DEST[127:112] ← ZeroExtend(DEST[127:112] >> COUNT);
  FI;

PSRLD instruction with 128-bit operand:
  COUNT ← COUNT_SOURCE[63:0];
  IF (COUNT > 31)
  THEN
    DEST[128:0] ← 00000000000000000000000000000000H
  ELSE
    DEST[31:0] ← ZeroExtend(DEST[31:0] >> COUNT);
    (* Repeat shift operation for 2nd and 3rd doublewords *)
    DEST[127:96] ← ZeroExtend(DEST[127:96] >> COUNT);
  FI;

PSRLQ instruction with 128-bit operand:
  COUNT ← COUNT_SOURCE[63:0];
  IF (COUNT > 15)
  THEN
    DEST[128:0] ← 00000000000000000000000000000000H
  ELSE
    DEST[63:0] ← ZeroExtend(DEST[63:0] >> COUNT);
    DEST[127:64] ← ZeroExtend(DEST[127:64] >> COUNT);
  FI;

Intel C/C++ Compiler Intrinsic Equivalents

PSRLW   __m64 _mm_srli_pi16(__m64 m, int count)
PSRLW   __m64 _mm_srl_pi16 (__m64 m, __m64 count)
PSRLW   __m128i _mm_srli_epi16 (__m128i m, int count)
PSRLW   __m128i _mm_srl_epi16 (__m128i m, __m128i count)
PSRLD  __m64  _mm_srli_pi32 (__m64 m, int  count)
PSRLD  __m64  _mm_srli_pl32 (__m64 m, __m64 count)
PSRLD  __m128i  _mm_srli_epi32 (__m128i m, int  count)
PSRLD  __m128i  _mm_srli_epi32 (__m128i m, __m128i count)
PSRLo  __m64  _mm_srli_si64 (__m64 m, int  count)
PSRLo  __m64  _mm_srli_si64 (__m64 m, __m64 count)
PSRLo  __m128i  _mm_srli_epi64 (__m128i m, int  count)
PSRLo  __m128i  _mm_srli_epi64 (__m128i m, __m128i count)

Flags Affected
None.

Numeric Exceptions
None.

Protected Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
   (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#UD If CR0.EM[bit 2] = 1.
   (128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
   (128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
   If any part of the operand lies outside of the effective address space from 0 to FFFFH.
**INSTRUCTION SET REFERENCE, N-Z**

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.

**Virtual-8086 Mode Exceptions**

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

**Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

**64-Bit Mode Exceptions**

#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PSUBB/PSUBW/PSUBD—Subtract Packed Integers

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F F8 /r</td>
<td>PSUBB mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract packed byte integers in mm/m64 from packed byte integers in mm.</td>
</tr>
<tr>
<td>66 0F F8 /r</td>
<td>PSUBB xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract packed byte integers in xmm2/m128 from packed byte integers in xmm1.</td>
</tr>
<tr>
<td>0F F9 /r</td>
<td>PSUBW mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract packed word integers in mm/m64 from packed word integers in mm.</td>
</tr>
<tr>
<td>66 0F F9 /r</td>
<td>PSUBW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract packed word integers in xmm2/m128 from packed word integers in xmm1.</td>
</tr>
<tr>
<td>0F FA /r</td>
<td>PSUBD mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract packed doubleword integers in mm/m64 from packed doubleword integers in mm.</td>
</tr>
<tr>
<td>66 0F FA /r</td>
<td>PSUBD xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract packed doubleword integers in xmm2/mem128 from packed doubleword integers in xmm1.</td>
</tr>
</tbody>
</table>

Description

Performs a SIMD subtract of the packed integers of the source operand (second operand) from the packed integers of the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with wraparound, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

The PSUBB instruction subtracts packed byte integers. When an individual result is too large or too small to be represented in a byte, the result is wrapped around and the low 8 bits are written to the destination element.

The PSUBW instruction subtracts packed word integers. When an individual result is too large or too small to be represented in a word, the result is wrapped around and the low 16 bits are written to the destination element.
The PSUBD instruction subtracts packed doubleword integers. When an individual result is too large or too small to be represented in a doubleword, the result is wrapped around and the low 32 bits are written to the destination element.

Note that the PSUBB, PSUBW, and PSUBD instructions can operate on either unsigned or signed (two's complement notation) packed integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of values upon which it operates.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

PSUBB instruction with 64-bit operands:
- \( \text{DEST}[7:0] \leftarrow \text{DEST}[7:0] - \text{SRC}[7:0] \)
- (* Repeat subtract operation for 2nd through 7th byte *)
  - \( \text{DEST}[63:56] \leftarrow \text{DEST}[63:56] - \text{SRC}[63:56] \)

PSUBB instruction with 128-bit operands:
- \( \text{DEST}[7:0] \leftarrow \text{DEST}[7:0] - \text{SRC}[7:0] \)
- (* Repeat subtract operation for 2nd through 14th byte *)
  - \( \text{DEST}[127:120] \leftarrow \text{DEST}[111:120] - \text{SRC}[127:120] \)

PSUBW instruction with 64-bit operands:
- \( \text{DEST}[15:0] \leftarrow \text{DEST}[15:0] - \text{SRC}[15:0] \)
- (* Repeat subtract operation for 2nd and 3rd word *)

PSUBW instruction with 128-bit operands:
- \( \text{DEST}[15:0] \leftarrow \text{DEST}[15:0] - \text{SRC}[15:0] \)
- (* Repeat subtract operation for 2nd and 3rd word *)

PSUBD instruction with 64-bit operands:
- \( \text{DEST}[31:0] \leftarrow \text{DEST}[31:0] - \text{SRC}[31:0] \)

PSUBD instruction with 128-bit operands:
- \( \text{DEST}[31:0] \leftarrow \text{DEST}[31:0] - \text{SRC}[31:0] \)
- (* Repeat subtract operation for 2nd and 3rd doubleword *)
  - \( \text{DEST}[127:96] \leftarrow \text{DEST}[127:96] - \text{SRC}[127:96] \)
Intel C/C++ Compiler Intrinsic Equivalents

PSUBB  __m64 _mm_sub_pi8(__m64 m1, __m64 m2)
PSUBW  __m64 _mm_sub_pi16(__m64 m1, __m64 m2)
PSUBD  __m64 _mm_sub_pi32(__m64 m1, __m64 m2)
PSUBB  __m128i _mm_sub_epi8 ( __m128i a, __m128i b)
PSUBW  __m128i _mm_sub_epi16 ( __m128i a, __m128i b)
PSUBD  __m128i _mm_sub_epi32 ( __m128i a, __m128i b)

Flags Affected
None.

Numeric Exceptions
None.

Protected Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
     (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#UD If CR0.EM[bit 2] = 1.
     (128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
     (128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
     If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD If CR0.EM[bit 2] = 1.
     (128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
     (128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
INSTRUCTION SET REFERENCE, N-Z

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code) If a page fault occurs.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PSUBQ—Subtract Packed Quadword Integers

### Description
Subtracts the second operand (source operand) from the first operand (destination operand) and stores the result in the destination operand. The source operand can be a quadword integer stored in an MMX technology register or a 64-bit memory location, or it can be two packed quadword integers stored in an XMM register or an 128-bit memory location. The destination operand can be a quadword integer stored in an MMX technology register or two packed quadword integers stored in an XMM register. When packed quadword operands are used, a SIMD subtract is performed. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).

Note that the PSUBQ instruction can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values upon which it operates.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

### Operation
PSUBQ instruction with 64-Bit operands:
\[
\text{DEST}[63:0] \leftarrow \text{DEST}[63:0] - \text{SRC}[63:0];
\]

PSUBQ instruction with 128-Bit operands:
\[
\text{DEST}[63:0] \leftarrow \text{DEST}[63:0] - \text{SRC}[63:0];
\]
\[
\text{DEST}[127:64] \leftarrow \text{DEST}[127:64] - \text{SRC}[127:64];
\]

### Intel C/C++ Compiler Intrinsic Equivalents
- PSUBQ __m64 __mm_sub_si64(__m64 m1, __m64 m2)
- PSUBQ __m128i __mm_sub_epi64(__m128i m1, __m128i m2)
INSTRUCTION SET REFERENCE, N-Z

Flags Affected
None.

Numeric Exceptions
None.

Protected Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.
**Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

**64-Bit Mode Exceptions**

- **#SS(0)**: If a memory address referencing the SS segment is in a non-canonical form.
- **#GP(0)**: If the memory address is in a non-canonical form.
  (128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
- **#UD**: If CR0.EM[bit 2] = 1.
  (128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
  If CPUID.01H:EDX.SSE2[bit 26] = 0.
- **#NM**: If CR0.TS[bit 3] = 1.
- **#MF**: (64-bit operations only) If there is a pending x87 FPU exception.
- **#PF(fault-code)**: If a page fault occurs.
- **#AC(0)**: (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
INSTRUCTION SET REFERENCE, N-Z

PSUBSB/PSUBSW—Subtract Packed Signed Integers with Signed Saturation

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F E8 /r</td>
<td>PSUBSB mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract signed packed bytes in mm/m64 from signed packed bytes in mm and saturate results.</td>
</tr>
<tr>
<td>66 0F E8 /r</td>
<td>PSUBSB xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract packed signed byte integers in xmm2/m128 from packed signed byte integers in xmm1 and saturate results.</td>
</tr>
<tr>
<td>0F E9 /r</td>
<td>PSUBSW mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract signed packed words in mm/m64 from signed packed words in mm and saturate results.</td>
</tr>
<tr>
<td>66 0F E9 /r</td>
<td>PSUBSW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract packed signed word integers in xmm2/m128 from packed signed word integers in xmm1 and saturate results.</td>
</tr>
</tbody>
</table>

Description

Performs a SIMD subtract of the packed signed integers of the source operand (second operand) from the packed signed integers of the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with signed saturation, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

The PSUBSB instruction subtracts packed signed byte integers. When an individual byte result is beyond the range of a signed byte integer (that is, greater than 7FH or less than 80H), the saturated value of 7FH or 80H, respectively, is written to the destination operand.

The PSUBSW instruction subtracts packed signed word integers. When an individual word result is beyond the range of a signed word integer (that is, greater than 7FFFH or less than 8000H), the saturated value of 7FFFH or 8000H, respectively, is written to the destination operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

**PSUBSB** instruction with 64-bit operands:
```
DEST[7:0] ← SaturateToSignedByte (DEST[7:0] − SRC[7:0]);
(* Repeat subtract operation for 2nd through 7th bytes *)
DEST[63:56] ← SaturateToSignedByte (DEST[63:56] − SRC[63:56]);
```

**PSUBSB** instruction with 128-bit operands:
```
DEST[7:0] ← SaturateToSignedByte (DEST[7:0] − SRC[7:0]);
(* Repeat subtract operation for 2nd through 14th bytes *)
```

**PSUBSW** instruction with 64-bit operands
```
DEST[15:0] ← SaturateToSignedWord (DEST[15:0] − SRC[15:0]);
(* Repeat subtract operation for 2nd and 7th words *)
```

**PSUBSW** instruction with 128-bit operands
```
DEST[15:0] ← SaturateToSignedWord (DEST[15:0] − SRC[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
```

**Intel C/C++ Compiler Intrinsic Equivalents**
```
PSUBSB __m64 _mm_subs_pi8(__m64 m1, __m64 m2)
PSUBSB __m128i _mm_subs_epi8(__m128i m1, __m128i m2)
PSUBSW __m64 _mm_subs_pi16(__m64 m1, __m64 m2)
PSUBSW __m128i _mm_subs_epi16(__m128i m1, __m128i m2)
```

**Flags Affected**
None.

**Numeric Exceptions**
None.

**Protected Mode Exceptions**

```#GP(0)``` If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
INSTRUCTION SET REFERENCE, N-Z

#SS(0) If a memory operand effective address is outside the SS segment limit.

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

#PF(fault-code) If a page fault occurs.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.

#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.

#NM If CR0.TS[bit 3] = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.

#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions

Same exceptions as in Protected Mode.

64-Bit Mode Exceptions

#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#SS(0) If a memory operand effective address is outside the SS segment limit.
INSTRUCTION SET REFERENCE, N-Z

#UD If CR0.EM[bit 2] = 1.
    (128-bit operations only) If CR4.OF[bit 9] = 0.
    (128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PSUBUSB/PSUBUSW—Subtract Packed Unsigned Integers with Unsigned Saturation

### Description

Performs a SIMD subtract of the packed unsigned integers of the source operand (second operand) from the packed unsigned integers of the destination operand (first operand), and stores the packed unsigned integer results in the destination operand. See Figure 9-4 in the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1*, for an illustration of a SIMD operation. Overflow is handled with unsigned saturation, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

The PSUBUSB instruction subtracts packed unsigned byte integers. When an individual byte result is less than zero, the saturated value of 00H is written to the destination operand.

The PSUBUSW instruction subtracts packed unsigned word integers. When an individual word result is less than zero, the saturated value of 0000H is written to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

### Opcode Table

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F D8 /r</td>
<td>PSUBUSB mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract unsigned packed bytes in mm/m64 from unsigned packed bytes in mm and saturate result.</td>
</tr>
<tr>
<td>66 0F D8 /r</td>
<td>PSUBUSB xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract packed unsigned byte integers in xmm2/m128 from packed unsigned byte integers in xmm1 and saturate result.</td>
</tr>
<tr>
<td>0F D9 /r</td>
<td>PSUBUSW mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract unsigned packed words in mm/m64 from unsigned packed words in mm and saturate result.</td>
</tr>
<tr>
<td>66 0F D9 /r</td>
<td>PSUBUSW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract packed unsigned word integers in xmm2/m128 from packed unsigned word integers in xmm1 and saturate result.</td>
</tr>
</tbody>
</table>
Operation

PSUBUSB instruction with 64-bit operands:

\[
\text{DEST}[7:0] \leftarrow \text{SaturateToUnsignedByte} (\text{DEST}[7:0] - \text{SRC}[7:0]);
\]

\[
(\ast \text{ Repeat add operation for 2nd through 7th bytes } \ast)
\]

\[
\text{DEST}[63:56] \leftarrow \text{SaturateToUnsignedByte} (\text{DEST}[63:56] - \text{SRC}[63:56]);
\]

PSUBUSB instruction with 128-bit operands:

\[
\text{DEST}[7:0] \leftarrow \text{SaturateToUnsignedByte} (\text{DEST}[7:0] - \text{SRC}[7:0]);
\]

\[
(\ast \text{ Repeat add operation for 2nd through 14th bytes } \ast)
\]

\[
\text{DEST}[127:120] \leftarrow \text{SaturateToUnSignedByte} (\text{DEST}[127:120] - \text{SRC}[127:120]);
\]

PSUBUSW instruction with 64-bit operands:

\[
\text{DEST}[15:0] \leftarrow \text{SaturateToUnsignedWord} (\text{DEST}[15:0] - \text{SRC}[15:0]);
\]

\[
(\ast \text{ Repeat add operation for 2nd and 3rd words } \ast)
\]

\[
\text{DEST}[63:48] \leftarrow \text{SaturateToUnsignedWord} (\text{DEST}[63:48] - \text{SRC}[63:48]);
\]

PSUBUSW instruction with 128-bit operands:

\[
\text{DEST}[15:0] \leftarrow \text{SaturateToUnsignedWord} (\text{DEST}[15:0] - \text{SRC}[15:0]);
\]

\[
(\ast \text{ Repeat add operation for 2nd through 7th words } \ast)
\]

\[
\text{DEST}[127:112] \leftarrow \text{SaturateToUnSignedWord} (\text{DEST}[127:112] - \text{SRC}[127:112]);
\]

Intel C/C++ Compiler Intrinsic Equivalents

- \text{PSUBUSB } \_\_m64 \_\_mm_subs_pu8(__m64 m1, __m64 m2)
- \text{PSUBUSB } \_\_m128i \_\_mm_subs_epu8(__m128i m1, __m128i m2)
- \text{PSUBUSW } \_\_m64 \_\_mm_subs_pu16(__m64 m1, __m64 m2)
- \text{PSUBUSW } \_\_m128i \_\_mm_subs_epu16(__m128i m1, __m128i m2)

Flags Affected

None.

Numeric Exceptions

None.

Protected Mode Exceptions

- \#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

\[
\text{(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.}
\]

- \#SS(0) If a memory operand effective address is outside the SS segment limit.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
<table>
<thead>
<tr>
<th>Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>#NM</td>
<td>If CR0.TS[bit 3] = 1.</td>
</tr>
<tr>
<td>#MF</td>
<td>(64-bit operations only) If there is a pending x87 FPU exception.</td>
</tr>
<tr>
<td>#PF(fault-code)</td>
<td>If a page fault occurs.</td>
</tr>
<tr>
<td>#AC(0)</td>
<td>(64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td>
</tr>
</tbody>
</table>
PUNPCKHBW/PUNPCKHWD/PUNPCKHDQ/PUNPCKHQDQ— Unpack High Data

**Description**

Unpacks and interleaves the high-order data elements (bytes, words, doublewords, or quadwords) of the destination operand (first operand) and source operand (second operand) into the destination operand. Figure 4-11 shows the unpack operation for bytes in 64-bit operands. The low-order data elements are ignored.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Comp/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 68 /r</td>
<td>PUNPCKHBW mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Unpack and interleave high-order bytes from mm and mm/m64 into mm.</td>
</tr>
<tr>
<td>66 0F 68</td>
<td>PUNPCKHBW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Unpack and interleave high-order bytes from xmm1 and xmm2/m128 into xmm1.</td>
</tr>
<tr>
<td>0F 69 /r</td>
<td>PUNPCKHWD mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Unpack and interleave high-order words from mm and mm/m64 into mm.</td>
</tr>
<tr>
<td>66 0F 69</td>
<td>PUNPCKHWD xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Unpack and interleave high-order words from xmm1 and xmm2/m128 into xmm1.</td>
</tr>
<tr>
<td>0F 6A /r</td>
<td>PUNPCKHDQ mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Unpack and interleave high-order doublewords from mm and mm/m64 into mm.</td>
</tr>
<tr>
<td>66 0F 6A</td>
<td>PUNPCKHDQ xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Unpack and interleave high-order doublewords from xmm1 and xmm2/m128 into xmm1.</td>
</tr>
<tr>
<td>66 0F 6D</td>
<td>PUNPCKHQDQ xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Unpack and interleave high-order quadwords from xmm1 and xmm2/m128 into xmm1.</td>
</tr>
</tbody>
</table>

**Figure 4-11. PUNPCKHBW Instruction Operation Using 64-bit Operands**
The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. When the source data comes from a 64-bit memory operand, the full 64-bit operand is accessed from memory, but the instruction uses only the high-order 32 bits. When the source data comes from a 128-bit memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to a 16-byte boundary and normal segment checking will still be enforced.

The PUNPCKHBW instruction interleaves the high-order bytes of the source and destination operands, the PUNPCKHWD instruction interleaves the high-order words of the source and destination operands, the PUNPCKHDQ instruction interleaves the high-order doubleword (or doublewords) of the source and destination operands, and the PUNPCKHQDQ instruction interleaves the high-order quadwords of the source and destination operands.

These instructions can be used to convert bytes to words, words to doublewords, doublewords to quadwords, and quadwords to double quadwords, respectively, by placing all 0s in the source operand. Here, if the source operand contains all 0s, the result (stored in the destination operand) contains zero extensions of the high-order data elements from the original value in the destination operand. For example, with the PUNPCKHBW instruction the high-order bytes are zero extended (that is, unpacked into unsigned word integers), and with the PUNPCKHWD instruction, the high-order words are zero extended (unpacked into unsigned doubleword integers).

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

PUNPCKHBW instruction with 64-bit operands:

\[
\begin{align*}
\text{DEST}[7:0] & \leftarrow \text{DEST}[39:32]; \\
\text{DEST}[15:8] & \leftarrow \text{SRC}[39:32]; \\
\text{DEST}[23:16] & \leftarrow \text{DEST}[47:40]; \\
\text{DEST}[31:24] & \leftarrow \text{SRC}[47:40]; \\
\text{DEST}[39:32] & \leftarrow \text{DEST}[55:48]; \\
\text{DEST}[47:40] & \leftarrow \text{SRC}[55:48]; \\
\text{DEST}[55:48] & \leftarrow \text{DEST}[63:56]; \\
\text{DEST}[63:56] & \leftarrow \text{SRC}[63:56];
\end{align*}
\]

PUNPCKHWD instruction with 64-bit operands:

\[
\begin{align*}
\text{DEST}[15:0] & \leftarrow \text{DEST}[47:32]; \\
\text{DEST}[31:16] & \leftarrow \text{SRC}[47:32]; \\
\text{DEST}[47:32] & \leftarrow \text{DEST}[63:48]; \\
\text{DEST}[63:48] & \leftarrow \text{SRC}[63:48];
\end{align*}
\]

Vol. 2B 4-203
INSTRUCTION SET REFERENCE, N-Z

PUNPCKHDQ instruction with 64-bit operands:
  DEST[31:0] ← DEST[63:32];
  DEST[63:32] ← SRC[63:32];

PUNPCKHBW instruction with 128-bit operands:
  DEST[7:0] ← DEST[71:64];
  DEST[15:8] ← SRC[71:64];
  DEST[23:16] ← DEST[79:72];
  DEST[31:24] ← SRC[79:72];
  DEST[39:32] ← DEST[87:80];
  DEST[47:40] ← SRC[87:80];
  DEST[55:48] ← DEST[95:88];
  DEST[63:56] ← SRC[95:88];
  DEST[71:64] ← DEST[103:96];
  DEST[79:72] ← SRC[103:96];
  DEST[87:80] ← DEST[111:104];
  DEST[95:88] ← SRC[111:104];
  DEST[103:96] ← DEST[119:112];
  DEST[111:104] ← SRC[119:112];
  DEST[119:112] ← DEST[127:120];
  DEST[127:120] ← SRC[127:120];

PUNPCKHWD instruction with 128-bit operands:
  DEST[15:0] ← DEST[79:64];
  DEST[31:16] ← SRC[79:64];
  DEST[47:32] ← DEST[95:80];
  DEST[63:48] ← SRC[95:80];
  DEST[79:64] ← DEST[111:96];
  DEST[95:80] ← SRC[111:96];
  DEST[111:96] ← DEST[127:112];
  DEST[127:112] ← SRC[127:112];

PUNPCKHDQ instruction with 128-bit operands:
  DEST[31:0] ← DEST[95:64];
  DEST[63:32] ← SRC[95:64];
  DEST[95:64] ← DEST[127:96];
  DEST[127:96] ← SRC[127:96];

PUNPCKHDQ instruction:
  DEST[63:0] ← DEST[127:64];
  DEST[127:64] ← SRC[127:64];

Intel C/C++ Compiler Intrinsic Equivalents

PUNPCKHBW  __m64 _mm_unpackhi_pi8(__m64 m1, __m64 m2)
PUNPCKHBWw __m128i _mm_unpackhi_epi8(__m128i m1, __m128i m2)
PUNPCKHWD  __m64  _mm_unpackhi_pi16(__m64 m1,__m64 m2)
PUNPCKHWD  __m128i  _mm_unpackhi_epi16(__m128i m1,__m128i m2)
PUNPCKHDQ  __m64  _mm_unpackhi_pi32(__m64 m1, __m64 m2)
PUNPCKHDQ  __m128i  _mm_unpackhi_epi32(__m128i m1, __m128i m2)
PUNPCKHDQ  __m128i  _mm_unpackhi_epi64 (__m128i a, __m128i b)

**Flags Affected**
None.

**Numeric Exceptions**
None.

**Protected Mode Exceptions**
    - #GP(0)  If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. 
      (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
    - #SS(0)  If a memory operand effective address is outside the SS segment limit.
    - #UD    If CR0.EM[bit 2] = 1.
      (128-bit operations only) If CR4.OSFXSR[bit 9] = 0. 
      If CPUID.01H:EDX.SSE2[bit 26] = 0.
    - #NM    If CR0.TS[bit 3] = 1.
    - #MF    (64-bit operations only) If there is a pending x87 FPU exception.
    - #PF(fault-code) If a page fault occurs.
    - #AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

**Real-Address Mode Exceptions**
    - #GP(0)  If any part of the operand lies outside of the effective address space from 0 to FFFFH. 
      (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
    - #UD    If CR0.EM[bit 2] = 1.
      (128-bit operations only) If CR4.OSFXSR[bit 9] = 0. 
      If CPUID.01H:EDX.SSE2[bit 26] = 0.
    - #NM    If CR0.TS[bit 3] = 1.
    - #MF    (64-bit operations only) If there is a pending x87 FPU exception.
Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
(128-bit version only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD If CR0.EM[bit 2] = 1.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PUNPCKLBW/PUNPCKLWD/PUNPCKLDQ/PUNPCKLQDQ—
Unpack Low Data

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 60 /r</td>
<td>PUNPCKLBW mm, mm/m32</td>
<td>Valid</td>
<td>Valid</td>
<td>Interleave low-order bytes from mm and mm/m32 into mm.</td>
</tr>
<tr>
<td>66 0F 60</td>
<td>PUNPCKLBW xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Interleave low-order bytes from xmm1 and xmm2/m128 into xmm1.</td>
</tr>
<tr>
<td>0F 61 /r</td>
<td>PUNPCKLWD mm, mm/m32</td>
<td>Valid</td>
<td>Valid</td>
<td>Interleave low-order words from mm and mm/m32 into mm.</td>
</tr>
<tr>
<td>66 0F 61</td>
<td>PUNPCKLWD xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Interleave low-order words from xmm1 and xmm2/m128 into xmm1.</td>
</tr>
<tr>
<td>0F 62 /r</td>
<td>PUNPCKLDQ mm, mm/m32</td>
<td>Valid</td>
<td>Valid</td>
<td>Interleave low-order doublewords from mm and mm/m32 into mm.</td>
</tr>
<tr>
<td>66 0F 62</td>
<td>PUNPCKLDQ xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Interleave low-order doublewords from xmm1 and xmm2/m128 into xmm1.</td>
</tr>
<tr>
<td>66 0F 6C</td>
<td>PUNPCKLQDQ xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Interleave low-order quadword from xmm1 and xmm2/m128 into xmm1 register.</td>
</tr>
</tbody>
</table>

**Description**

Unpacks and interleaves the low-order data elements (bytes, words, doublewords, and quadwords) of the destination operand (first operand) and source operand (second operand) into the destination operand. (Figure 4-12 shows the unpack operation for bytes in 64-bit operands.). The high-order data elements are ignored.

![Figure 4-12. PUNPCKLBW Instruction Operation Using 64-bit Operands](image-url)
The source operand can be an MMX technology register or a 32-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. When the source data comes from a 128-bit memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to a 16-byte boundary and normal segment checking will still be enforced.

The PUNPCKLBW instruction interleaves the low-order bytes of the source and destination operands, the PUNPCKLWD instruction interleaves the low-order words of the source and destination operands, the PUNPCKLDQ instruction interleaves the low-order doubleword (or doublewords) of the source and destination operands, and the PUNPCKLQDQ instruction interleaves the low-order quadwords of the source and destination operands.

These instructions can be used to convert bytes to words, words to doublewords, doublewords to quadwords, and quadwords to double quadwords, respectively, by placing all 0s in the source operand. Here, if the source operand contains all 0s, the result (stored in the destination operand) contains zero extensions of the high-order data elements from the original value in the destination operand. For example, with the PUNPCKLBW instruction the high-order bytes are zero extended (that is, unpacked into unsigned word integers), and with the PUNPCKLWD instruction, the high-order words are zero extended (unpacked into unsigned doubleword integers).

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

PUNPCKLBW instruction with 64-bit operands:

```plaintext
DEST[63:56] ← SRC[31:24];
DEST[55:48] ← DEST[31:24];
DEST[47:40] ← SRC[23:16];
DEST[31:24] ← SRC[15:8];
DEST[23:16] ← DEST[15:8];
DEST[15:8] ← SRC[7:0];
DEST[7:0] ← DEST[7:0];
```

PUNPCKLWD instruction with 64-bit operands:

```plaintext
DEST[63:48] ← SRC[31:16];
DEST[47:32] ← DEST[31:16];
DEST[31:16] ← SRC[15:0];
DEST[15:0] ← DEST[15:0];
```

PUNPCKLDQ instruction with 64-bit operands:

```plaintext
DEST[63:32] ← SRC[31:0];
DEST[31:0] ← DEST[31:0];
```
PUNPCKLBW instruction with 128-bit operands:
  
  \[
  \begin{align*}
  &\text{DEST}[7:0] \leftarrow \text{DEST}[7:0]; \\
  &\text{DEST}[15:8] \leftarrow \text{SRC}[7:0]; \\
  &\text{DEST}[23:16] \leftarrow \text{DEST}[15:8]; \\
  &\text{DEST}[31:24] \leftarrow \text{SRC}[15:8]; \\
  &\text{DEST}[39:32] \leftarrow \text{DEST}[23:16]; \\
  &\text{DEST}[47:40] \leftarrow \text{SRC}[23:16]; \\
  &\text{DEST}[55:48] \leftarrow \text{DEST}[31:24]; \\
  &\text{DEST}[63:56] \leftarrow \text{SRC}[31:24]; \\
  &\text{DEST}[71:64] \leftarrow \text{DEST}[39:32]; \\
  &\text{DEST}[79:72] \leftarrow \text{SRC}[39:32]; \\
  &\text{DEST}[87:80] \leftarrow \text{DEST}[47:40]; \\
  &\text{DEST}[95:88] \leftarrow \text{SRC}[47:40]; \\
  &\text{DEST}[103:96] \leftarrow \text{DEST}[55:48]; \\
  &\text{DEST}[111:104] \leftarrow \text{SRC}[55:48]; \\
  &\text{DEST}[119:112] \leftarrow \text{DEST}[63:56]; \\
  &\text{DEST}[127:120] \leftarrow \text{SRC}[63:56]; \\
  \end{align*}
  \]

PUNPCKLWD instruction with 128-bit operands:
  
  \[
  \begin{align*}
  &\text{DEST}[15:0] \leftarrow \text{DEST}[15:0]; \\
  &\text{DEST}[31:16] \leftarrow \text{SRC}[15:0]; \\
  &\text{DEST}[47:32] \leftarrow \text{DEST}[31:16]; \\
  &\text{DEST}[63:48] \leftarrow \text{SRC}[31:16]; \\
  &\text{DEST}[79:64] \leftarrow \text{DEST}[47:32]; \\
  &\text{DEST}[95:80] \leftarrow \text{SRC}[47:32]; \\
  &\text{DEST}[111:96] \leftarrow \text{DEST}[63:48]; \\
  &\text{DEST}[127:112] \leftarrow \text{SRC}[63:48]; \\
  \end{align*}
  \]

PUNPCKLDQ instruction with 128-bit operands:
  
  \[
  \begin{align*}
  &\text{DEST}[31:0] \leftarrow \text{DEST}[31:0]; \\
  &\text{DEST}[63:32] \leftarrow \text{SRC}[31:0]; \\
  &\text{DEST}[95:64] \leftarrow \text{DEST}[63:32]; \\
  &\text{DEST}[127:96] \leftarrow \text{SRC}[63:32]; \\
  \end{align*}
  \]

PUNPCKLDQDQ
  
  \[
  \begin{align*}
  &\text{DEST}[63:0] \leftarrow \text{DEST}[63:0]; \\
  &\text{DEST}[127:64] \leftarrow \text{SRC}[63:0]; \\
  \end{align*}
  \]

**Intel C/C++ Compiler Intrinsic Equivalents**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Intrinsic</th>
</tr>
</thead>
<tbody>
<tr>
<td>PUNPCKLBW</td>
<td>_mm_unpacklo_pi8 (m64 m1, m64 m2)</td>
</tr>
<tr>
<td>PUNPCKLBW</td>
<td>_mm_unpacklo_epi8 (m128i m1, m128i m2)</td>
</tr>
<tr>
<td>PUNPCKLWD</td>
<td>_mm_unpacklo_pi16 (m64 m1, m64 m2)</td>
</tr>
<tr>
<td>PUNPCKLWD</td>
<td>_mm_unpacklo_epi16 (m128i m1, m128i m2)</td>
</tr>
</tbody>
</table>
PUNPCKLDQ __m64_mm_unpacklo_pi32 (__m64 m1, __m64 m2)
PUNPCKLDQ __m128i_mm_unpacklo_epi32 (__m128i m1, __m128i m2)
PUNPCKLQDQ __m128i_mm_unpacklo_epi64 (__m128i m1, __m128i m2)

Flags Affected
None.

Numeric Exceptions
None.

Protected Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#GP(0) If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.
(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form. (128-bit version only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#UD If CR0.EM[bit 2] = 1.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
## PUSH—Push Word, Doubleword or Quadword Onto the Stack

<table>
<thead>
<tr>
<th>Opcode*</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FF /6</td>
<td>PUSH r/m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Push r/m16.</td>
</tr>
<tr>
<td>FF /6</td>
<td>PUSH r/m32</td>
<td>N.E.</td>
<td>Valid</td>
<td>Push r/m32.</td>
</tr>
<tr>
<td>FF /6</td>
<td>PUSH r/m64</td>
<td>Valid</td>
<td>N.E.</td>
<td>Push r/m64. Default operand size 64-bits.</td>
</tr>
<tr>
<td>50+rw</td>
<td>PUSH r16</td>
<td>Valid</td>
<td>Valid</td>
<td>Push r16.</td>
</tr>
<tr>
<td>50+rd</td>
<td>PUSH r32</td>
<td>N.E.</td>
<td>Valid</td>
<td>Push r32.</td>
</tr>
<tr>
<td>50+rd</td>
<td>PUSH r64</td>
<td>Valid</td>
<td>N.E.</td>
<td>Push r64. Default operand size 64-bits.</td>
</tr>
<tr>
<td>6A</td>
<td>PUSH imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Push sign-extended imm8. Stack pointer is incremented by the size of stack pointer.</td>
</tr>
<tr>
<td>68</td>
<td>PUSH imm16</td>
<td>Valid</td>
<td>Valid</td>
<td>Push sign-extended imm16. Stack pointer is incremented by the size of stack pointer.</td>
</tr>
<tr>
<td>68</td>
<td>PUSH imm32</td>
<td>Valid</td>
<td>Valid</td>
<td>Push sign-extended imm32. Stack pointer is incremented by the size of stack pointer.</td>
</tr>
<tr>
<td>0E</td>
<td>PUSH CS</td>
<td>Invalid</td>
<td>Valid</td>
<td>Push CS.</td>
</tr>
<tr>
<td>16</td>
<td>PUSH SS</td>
<td>Invalid</td>
<td>Valid</td>
<td>Push SS.</td>
</tr>
<tr>
<td>1E</td>
<td>PUSH DS</td>
<td>Invalid</td>
<td>Valid</td>
<td>Push DS.</td>
</tr>
<tr>
<td>06</td>
<td>PUSH ES</td>
<td>Invalid</td>
<td>Valid</td>
<td>Push ES.</td>
</tr>
<tr>
<td>0F A0</td>
<td>PUSH FS</td>
<td>Valid</td>
<td>Valid</td>
<td>Push FS and decrement stack pointer by 16 bits.</td>
</tr>
<tr>
<td>0F A0</td>
<td>PUSH FS</td>
<td>N.E.</td>
<td>Valid</td>
<td>Push FS and decrement stack pointer by 32 bits.</td>
</tr>
<tr>
<td>0F A0</td>
<td>PUSH FS</td>
<td>Valid</td>
<td>N.E.</td>
<td>Push FS. Default operand size 64-bits. (66H override causes 16-bit operation).</td>
</tr>
<tr>
<td>0F A8</td>
<td>PUSH GS</td>
<td>Valid</td>
<td>Valid</td>
<td>Push GS and decrement stack pointer by 16 bits.</td>
</tr>
<tr>
<td>0F A8</td>
<td>PUSH GS</td>
<td>N.E.</td>
<td>Valid</td>
<td>Push GS and decrement stack pointer by 32 bits.</td>
</tr>
<tr>
<td>0F A8</td>
<td>PUSH GS</td>
<td>Valid</td>
<td>N.E.</td>
<td>Push GS, default operand size 64-bits. (66H override causes 16-bit operation).</td>
</tr>
</tbody>
</table>

**NOTES:**
* See IA-32 Architecture Compatibility section below.
Description

Decrement the stack pointer and then stores the source operand on the top of the stack. The address-size attribute of the stack segment determines the stack pointer size (16, 32 or 64 bits). The operand-size attribute of the current code segment determines the amount the stack pointer is decremented (2, 4 or 8 bytes).

In non-64-bit modes: if the address-size and operand-size attributes are 32, the 32-bit ESP register (stack pointer) is decremented by 4. If both attributes are 16, the 16-bit SP register (stack pointer) is decremented by 2.

If the source operand is an immediate and its size is less than the address size of the stack, a sign-extended value is pushed on the stack. If the source operand is the FS or GS and its size is less than the address size of the stack, the zero-extended value is pushed on the stack.

The B flag in the stack segment’s segment descriptor determines the stack’s address-size attribute. The D flag in the current code segment’s segment descriptor (with prefixes), determines the operand-size attribute and the address-size attribute of the source operand. Pushing a 16-bit operand when the stack address-size attribute is 32 can result in a misaligned stack pointer (a stack pointer that is not be aligned on a doubleword boundary).

The PUSH ESP instruction pushes the value of the ESP register as it existed before the instruction was executed. Thus if a PUSH instruction uses a memory operand in which the ESP register is used for computing the operand address, the address of the operand is computed before the ESP register is decremented.

In real-address mode, if the ESP or SP register is 1 when the PUSH instruction is executed, an #SS exception is generated but not delivered (the stack error reported prevents #SS delivery). Next, the processor generates a #DF exception and enters a shutdown state as described in the #DF discussion in Chapter 5 of the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.*

In 64-bit mode, the instruction’s default operation size is 64 bits. In a push, the 64-bit RSP register (stack pointer) is decremented by 8. A 66H override causes 16-bit operation. Note that pushing a 16-bit operand can result in the stack pointer misaligned to 8-byte boundary.

IA-32 Architecture Compatibility

For IA-32 processors from the Intel 286 on, the PUSH ESP instruction pushes the value of the ESP register as it existed before the instruction was executed. (This is also true for Intel 64 architecture, real-address and virtual-8086 modes of IA-32 architecture.) For the Intel® 8086 processor, the PUSH SP instruction pushes the new value of the SP register (that is the value after it has been decremented by 2).
Operation

IF StackAddrSize = 64 THEN
  IF OperandSize = 64 THEN
    RSP ← (RSP − 8);
    IF (SRC is FS or GS) THEN
      TEMP = ZeroExtend64(SRC);
      ELSE IF (SRC is IMMEDIATE) THEN
        TEMP = SignExtend64(SRC); FI;
      ELSE
        TEMP = SRC;
      FI;
    EXIT; (* Push quadword *)
  ELSE (* OperandSize = 16; 66H used *)
    RSP ← (RSP − 2);
    RSP ← SRC; (* Push word *)
  FI;
ELSE IF StackAddrSize = 32 THEN
  IF OperandSize = 32 THEN
    ESP ← (ESP − 4);
    IF (SRC is FS or GS) THEN
      TEMP = ZeroExtend32(SRC);
      ELSE IF (SRC is IMMEDIATE) THEN
        TEMP = SignExtend32(SRC); FI;
      ELSE
        TEMP = SRC;
      FI;
    SS:ESP ← TEMP; (* Push doubleword *)
  ELSE (* OperandSize = 16*)
    ESP ← (ESP − 2);
    SS:ESP ← SRC; (* Push word *)
  FI;
ELSE StackAddrSize = 16
  IF OperandSize = 16 THEN
    SP ← (SP − 2);
    SS:SP ← SRC; (* Push word *)
  ELSE (* OperandSize = 32 *)

4-214 Vol. 2B
SP ← (SP – 4);
SS:SP ← SRC; (* Push doubleword *)

Flags Affected
None.

Protected Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS If a memory operand effective address is outside the SS segment limit.
#SS If the new value of the SP or ESP register is outside the stack segment limit.

Virtual-8086 Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.
INSTRUCTION SET REFERENCE, N-Z

64-Bit Mode Exceptions

#GP(0)  If the memory address is in a non-canonical form.
#SS(U)  If the stack address is in a non-canonical form.
#PF(fault-code)  If a page fault occurs.
#AC(0)  If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
PUSHA/PUSHAD—Push All General-Purpose Registers

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>60</td>
<td>PUSHA</td>
<td>Invalid</td>
<td>Valid</td>
<td>Push AX, CX, DX, BX, original SP, BP, SI, and DI.</td>
</tr>
<tr>
<td>60</td>
<td>PUSHAD</td>
<td>Invalid</td>
<td>Valid</td>
<td>Push EAX, ECX, EDX, EBX, original ESP, EBP, ESI, and EDI.</td>
</tr>
</tbody>
</table>

**Description**

Pushes the contents of the general-purpose registers onto the stack. The registers are stored on the stack in the following order: EAX, ECX, EDX, EBX, ESP (original value), EBP, ESI, and EDI (if the current operand-size attribute is 32) and AX, CX, DX, BX, SP (original value), BP, SI, and DI (if the operand-size attribute is 16). These instructions perform the reverse operation of the POPA/POPAD instructions. The value pushed for the ESP or SP register is its value before prior to pushing the first register (see the "Operation" section below).

The PUSHA (push all) and PUSHAD (push all double) mnemonics reference the same opcode. The PUSHA instruction is intended for use when the operand-size attribute is 16 and the PUSHAD instruction for when the operand-size attribute is 32. Some assemblers may force the operand size to 16 when PUSHA is used and to 32 when PUSHAD is used. Others may treat these mnemonics as synonyms (PUSHA/PUSHAD) and use the current setting of the operand-size attribute to determine the size of values to be pushed from the stack, regardless of the mnemonic used.

In the real-address mode, if the ESP or SP register is 1, 3, or 5 when PUSHA/PUSHAD executes: an #SS exception is generated but not delivered (the stack error reported prevents #SS delivery). Next, the processor generates a #DF exception and enters a shutdown state as described in the #DF discussion in Chapter 5 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

This instruction executes as described in compatibility mode and legacy mode. It is not valid in 64-bit mode.

**Operation**

IF 64-bit Mode

THEN #UD

FI;

IF OperandSize = 32 (* PUSHAD instruction *)

THEN

Temp ← (ESP);
Push(EAX);
INSTRUCTION SET REFERENCE, N-Z

Push(ECX);
Push(EDX);
Push(EBX);
Push(Temp);
Push(EBP);
Push(ESI);
Push(EDI);
ELSE (* OperandSize = 16, PUSH A instruction *)
    Temp ← (SP);
    Push(AX);
    Push(CX);
    Push(DX);
    Push(BX);
    Push(Temp);
    Push(BP);
    Push(SI);
    Push(DI);
FI;

Flags Affected
None.

Protected Mode Exceptions
#SS(0) If the starting or ending stack address is outside the stack segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If an unaligned memory reference is made while the current privilege level is 3 and alignment checking is enabled.

Real-Address Mode Exceptions
#GP If the ESP or SP register contains 7, 9, 11, 13, or 15.

Virtual-8086 Mode Exceptions
#GP(0) If the ESP or SP register contains 7, 9, 11, 13, or 15.
#PF(fault-code) If a page fault occurs.
#AC(0) If an unaligned memory reference is made while alignment checking is enabled.
Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#UD If in 64-bit mode.
INSTRUCTION SET REFERENCE, N-Z

PUSHF/PUSHFD—Push EFLAGS Register onto the Stack

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Comp/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>9C</td>
<td>PUSHF</td>
<td>Valid</td>
<td>Valid</td>
<td>Push lower 16 bits of EFLAGS.</td>
</tr>
<tr>
<td>9C</td>
<td>PUSHFD</td>
<td>N.E.</td>
<td>Valid</td>
<td>Push EFLAGS.</td>
</tr>
<tr>
<td>9C</td>
<td>PUSHFQ</td>
<td>Valid</td>
<td>N.E.</td>
<td>Push RFLAGS.</td>
</tr>
</tbody>
</table>

**Description**

Decrément the stack pointer by 4 (if the current operand-size attribute is 32) and pushes the entire contents of the EFLAGS register onto the stack, or decrements the stack pointer by 2 (if the operand-size attribute is 16) and pushes the lower 16 bits of the EFLAGS register (that is, the FLAGS register) onto the stack. These instructions reverse the operation of the POPF/POPFD instructions.

When copying the entire EFLAGS register to the stack, the VM and RF flags (bits 16 and 17) are not copied; instead, the values for these flags are cleared in the EFLAGS image stored on the stack. See Chapter 3 of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for more information about the EFLAGS register.

The PUSHF (push flags) and PUSHFD (push flags double) mnemonics reference the same opcode. The PUSHF instruction is intended for use when the operand-size attribute is 16 and the PUSHFD instruction for when the operand-size attribute is 32. Some assemblers may force the operand size to 16 when PUSHF is used and to 32 when PUSHFD is used. Others may treat these mnemonics as synonyms (PUSHF/PUSHFD) and use the current setting of the operand-size attribute to determine the size of values to be pushed from the stack, regardless of the mnemonic used.

In 64-bit mode, the instruction’s default operation is to decrement the stack pointer (RSP) by 8 and pushes RFLAGS on the stack. 16-bit operation is supported using the operand size override prefix 66H. 32-bit operand size cannot be encoded in this mode. When copying RFLAGS to the stack, the VM and RF flags (bits 16 and 17) are not copied; instead, values for these flags are cleared in the RFLAGS image stored on the stack.

When in virtual-8086 mode and the I/O privilege level (IOPL) is less than 3, the PUSHF/PUSHFD instruction causes a general protection exception (#GP).

In the real-address mode, if the ESP or SP register is 1 when PUSHF/PUSHFD instruction executes: an #SS exception is generated but not delivered (the stack error reported prevents #SS delivery). Next, the processor generates a #DF exception and enters a shutdown state as described in the #DF discussion in Chapter 5 of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.
Operation

IF (PE = 0) or (PE = 1 and ((VM = 0) or (VM = 1 and IOPL = 3)))
(* Real-Address Mode, Protected mode, or Virtual-8086 mode with IOPL equal to 3 *)
THEN
    IF OperandSize = 32
        THEN
            push (EFLAGS AND 00FCFFFFH);
            (* VM and RF EFLAG bits are cleared in image stored on the stack *)
        ELSE
            push (EFLAGS); (* Lower 16 bits only *)
    FI;
ELSE IF 64-bit MODE (* In 64-bit Mode *)
    IF OperandSize = 64
        THEN
            push (RFLAGS AND 00000000_00FCFFFFH);
            (* VM and RF RFLAG bits are cleared in image stored on the stack; *)
        ELSE
            push (EFLAGS); (* Lower 16 bits only *)
    FI;
ELSE (* In Virtual-8086 Mode with IOPL less than 3 *)
    #GP(0); (* Trap to virtual-8086 monitor *)
FI;

Flags Affected
None.

Protected Mode Exceptions

#SS(0) If the new value of the ESP register is outside the stack segment boundary.
#PF(fault-code) If a page fault occurs.
#AC(0) If an unaligned memory reference is made while the current privilege level is 3 and alignment checking is enabled.

Real-Address Mode Exceptions
None.

Virtual-8086 Mode Exceptions

#GP(0) If the I/O privilege level is less than 3.
#PF(fault-code) If a page fault occurs.
INSTRUCTION SET REFERENCE, N-Z

#AC(0) If an unaligned memory reference is made while alignment checking is enabled.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#GP(0) If the memory address is in a non-canonical form.
#SS(U) If the stack address is in a non-canonical form.
#PF(fault-code) If a page fault occurs.
#AC(0) If an unaligned memory reference is made while the current privilege level is 3 and alignment checking is enabled.
PXOR—Logical Exclusive OR

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F EF /r</td>
<td>PXOR mm, mm/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Bitwise XOR of mm/m64 and mm.</td>
</tr>
<tr>
<td>66 0F EF</td>
<td>PXOR xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Bitwise XOR of xmm2/m128 and xmm1.</td>
</tr>
</tbody>
</table>

**Description**

Performs a bitwise logical exclusive-OR (XOR) operation on the source operand (second operand) and the destination operand (first operand) and stores the result in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. Each bit of the result is 1 if the corresponding bits of the two operands are different; each bit is 0 if the corresponding bits of the operands are the same.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

DEST ← DEST XOR SRC;

**Intel C/C++ Compiler Intrinsic Equivalent**

PXOR _m64 _mm_xor_si64 (_m64 m1, _m64 m2)
PXOR _m128i _mm_xor_si128 (_m128i a, _m128i b)

**Flags Affected**

None.

**Numeric Exceptions**

None.

**Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

(128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
INSTRUCTION SET REFERENCE, N-Z

#SS(0) If a memory operand effective address is outside the SS segment limit.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP(0) (128-bit operations only) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside of the effective address space from 0 to FFFFH.
#UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions

Same exceptions as in Protected Mode.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
(128-bit operations only) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
UD If CR0.EM[bit 2] = 1.
(128-bit operations only) If CR4.OSFXSR[bit 9] = 0.
(128-bit operations only) If CPUID.01H:EDX.SSE2[bit 26] = 0.
#NM If CR0.TS[bit 3] = 1.
#MF (64-bit operations only) If there is a pending x87 FPU exception.
#PF(fault-code) If a page fault occurs.
#AC(0) (64-bit operations only) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
### INSTRUCTION SET REFERENCE, N-Z

#### RCL/RCR/ROL/ROR—Rotate

<table>
<thead>
<tr>
<th>Opcode**</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0 /2</td>
<td>RCL r/m8, 1</td>
<td>Valid</td>
<td>Valid</td>
<td>Rotate 9 bits (CF, r/m8) left once.</td>
</tr>
<tr>
<td>REX + D0 /2</td>
<td>RCL r/m8*, 1</td>
<td>Valid</td>
<td>N.E.</td>
<td>Rotate 9 bits (CF, r/m8) left once.</td>
</tr>
<tr>
<td>D2 /2</td>
<td>RCL r/m8, CL</td>
<td>Valid</td>
<td>Valid</td>
<td>Rotate 9 bits (CF, r/m8) left CL times.</td>
</tr>
<tr>
<td>REX + D2 /2</td>
<td>RCL r/m8*, CL</td>
<td>Valid</td>
<td>N.E.</td>
<td>Rotate 9 bits (CF, r/m8) left CL times.</td>
</tr>
<tr>
<td>C0 /2 ib</td>
<td>RCL r/m8, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Rotate 9 bits (CF, r/m8) left imm8 times.</td>
</tr>
<tr>
<td>REX + C0 /2 ib</td>
<td>RCL r/m8*, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Rotate 9 bits (CF, r/m8) left imm8 times.</td>
</tr>
<tr>
<td>D1 /2</td>
<td>RCL r/m16, 1</td>
<td>Valid</td>
<td>Valid</td>
<td>Rotate 17 bits (CF, r/m16) left once.</td>
</tr>
<tr>
<td>D3 /2</td>
<td>RCL r/m16, CL</td>
<td>Valid</td>
<td>Valid</td>
<td>Rotate 17 bits (CF, r/m16) left CL times.</td>
</tr>
<tr>
<td>C1 /2 ib</td>
<td>RCL r/m16, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Rotate 17 bits (CF, r/m16) left imm8 times.</td>
</tr>
<tr>
<td>D1 /2</td>
<td>RCL r/m32, 1</td>
<td>Valid</td>
<td>Valid</td>
<td>Rotate 33 bits (CF, r/m32) left once.</td>
</tr>
<tr>
<td>REX.W + D1 /2</td>
<td>RCL r/m64, 1</td>
<td>Valid</td>
<td>N.E.</td>
<td>Rotate 65 bits (CF, r/m64) left once. Uses a 6 bit count.</td>
</tr>
<tr>
<td>D3 /2</td>
<td>RCL r/m32, CL</td>
<td>Valid</td>
<td>Valid</td>
<td>Rotate 33 bits (CF, r/m32) left CL times.</td>
</tr>
<tr>
<td>REX.W + D3 /2</td>
<td>RCL r/m64, CL</td>
<td>Valid</td>
<td>N.E.</td>
<td>Rotate 65 bits (CF, r/m64) left CL times. Uses a 6 bit count.</td>
</tr>
<tr>
<td>C1 /2 ib</td>
<td>RCL r/m32, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Rotate 33 bits (CF, r/m32) left imm8 times.</td>
</tr>
<tr>
<td>REX.W + C1 /2 ib</td>
<td>RCL r/m64, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Rotate 65 bits (CF, r/m64) left imm8 times. Uses a 6 bit count.</td>
</tr>
<tr>
<td>D0 /3</td>
<td>RCR r/m8, 1</td>
<td>Valid</td>
<td>Valid</td>
<td>Rotate 9 bits (CF, r/m8) right once.</td>
</tr>
<tr>
<td>REX + D0 /3</td>
<td>RCR r/m8*, 1</td>
<td>Valid</td>
<td>N.E.</td>
<td>Rotate 9 bits (CF, r/m8) right once.</td>
</tr>
<tr>
<td>D2 /3</td>
<td>RCR r/m8, CL</td>
<td>Valid</td>
<td>Valid</td>
<td>Rotate 9 bits (CF, r/m8) right CL times.</td>
</tr>
<tr>
<td>REX + D2 /3</td>
<td>RCR r/m8*, CL</td>
<td>Valid</td>
<td>N.E.</td>
<td>Rotate 9 bits (CF, r/m8) right CL times.</td>
</tr>
</tbody>
</table>
### Opcode** Instruction 64-Bit Mode Compartment Leg Mode Description

<table>
<thead>
<tr>
<th>Opcode**</th>
<th>Instruction 64-Bit Mode</th>
<th>Compartment Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C0 /3 ib</td>
<td>RCR r/m8, imm8 Valid</td>
<td>Valid</td>
<td>Rotate 9 bits (CF, r/m8) right imm8 times.</td>
</tr>
<tr>
<td>REX + C0 /3 ib</td>
<td>RCR r/m8*, imm8 Valid</td>
<td>N.E.</td>
<td>Rotate 9 bits (CF, r/m8) right imm8 times.</td>
</tr>
<tr>
<td>D1 /3</td>
<td>RCR r/m16, 1 Valid</td>
<td>Valid</td>
<td>Rotate 17 bits (CF, r/m16) right once.</td>
</tr>
<tr>
<td>D3 /3</td>
<td>RCR r/m16, CL Valid</td>
<td>Valid</td>
<td>Rotate 17 bits (CF, r/m16) right CL times.</td>
</tr>
<tr>
<td>C1 /3 ib</td>
<td>RCR r/m16, imm8 Valid</td>
<td>Valid</td>
<td>Rotate 17 bits (CF, r/m16) right imm8 times.</td>
</tr>
<tr>
<td>D1 /3</td>
<td>RCR r/m32, 1 Valid</td>
<td>Valid</td>
<td>Rotate 33 bits (CF, r/m32) right once. Uses a 6 bit count.</td>
</tr>
<tr>
<td>REX.W + D1 /3</td>
<td>RCR r/m64, 1 Valid</td>
<td>N.E.</td>
<td>Rotate 65 bits (CF, r/m64) right once. Uses a 6 bit count.</td>
</tr>
<tr>
<td>D3 /3</td>
<td>RCR r/m32, CL Valid</td>
<td>Valid</td>
<td>Rotate 33 bits (CF, r/m32) right CL times.</td>
</tr>
<tr>
<td>REX.W + D3 /3</td>
<td>RCR r/m64, CL Valid</td>
<td>N.E.</td>
<td>Rotate 65 bits (CF, r/m64) right CL times. Uses a 6 bit count.</td>
</tr>
<tr>
<td>C1 /3 ib</td>
<td>RCR r/m32, imm8 Valid</td>
<td>Valid</td>
<td>Rotate 33 bits (CF, r/m32) right imm8 times.</td>
</tr>
<tr>
<td>REX.W + C1 /3 ib</td>
<td>RCR r/m64, imm8 Valid</td>
<td>N.E.</td>
<td>Rotate 65 bits (CF, r/m64) right imm8 times. Uses a 6 bit count.</td>
</tr>
<tr>
<td>D0 /0</td>
<td>ROL r/m8, 1 Valid</td>
<td>Valid</td>
<td>Rotate 8 bits r/m8 left once.</td>
</tr>
<tr>
<td>REX + D0 /0</td>
<td>ROL r/m8*, 1 Valid</td>
<td>N.E.</td>
<td>Rotate 8 bits r/m8 left once</td>
</tr>
<tr>
<td>D2 /0</td>
<td>ROL r/m8, CL Valid</td>
<td>Valid</td>
<td>Rotate 8 bits r/m8 left CL times.</td>
</tr>
<tr>
<td>REX + D2 /0</td>
<td>ROL r/m8*, CL Valid</td>
<td>N.E.</td>
<td>Rotate 8 bits r/m8 left CL times.</td>
</tr>
<tr>
<td>C0 /0 ib</td>
<td>ROL r/m8, imm8 Valid</td>
<td>Valid</td>
<td>Rotate 8 bits r/m8 left imm8 times.</td>
</tr>
<tr>
<td>REX + C0 /0 ib</td>
<td>ROL r/m8*, imm8 Valid</td>
<td>N.E.</td>
<td>Rotate 8 bits r/m8 left imm8 times.</td>
</tr>
<tr>
<td>D1 /0</td>
<td>ROL r/m16, 1 Valid</td>
<td>Valid</td>
<td>Rotate 16 bits r/m16 left once.</td>
</tr>
<tr>
<td>D3 /0</td>
<td>ROL r/m16, CL Valid</td>
<td>Valid</td>
<td>Rotate 16 bits r/m16 left CL times.</td>
</tr>
<tr>
<td>C1 /0 ib</td>
<td>ROL r/m16, imm8 Valid</td>
<td>Valid</td>
<td>Rotate 16 bits r/m16 left imm8 times.</td>
</tr>
<tr>
<td>D1 /0</td>
<td>ROL r/m32, 1 Valid</td>
<td>Valid</td>
<td>Rotate 32 bits r/m32 left once.</td>
</tr>
<tr>
<td>REX.W + D1 /0</td>
<td>ROL r/m64, 1 Valid</td>
<td>N.E.</td>
<td>Rotate 64 bits r/m64 left once. Uses a 6 bit count.</td>
</tr>
<tr>
<td>Opcode**</td>
<td>Instruction</td>
<td>64-Bit Mode</td>
<td>Compat/ Leg Mode</td>
</tr>
<tr>
<td>----------</td>
<td>-------------</td>
<td>-------------</td>
<td>-----------------</td>
</tr>
<tr>
<td>D3 /0</td>
<td>ROL r/m32, CL</td>
<td>Valid</td>
<td>Valid</td>
</tr>
<tr>
<td>REX.W + D3 /0</td>
<td>ROL r/m64, CL</td>
<td>Valid</td>
<td>N.E.</td>
</tr>
<tr>
<td>C1 /0 ib</td>
<td>ROL r/m32, imm8</td>
<td>Valid</td>
<td>Valid</td>
</tr>
<tr>
<td>C1 /0 ib</td>
<td>ROL r/m64, imm8</td>
<td>Valid</td>
<td>N.E.</td>
</tr>
<tr>
<td>D0 /1</td>
<td>ROR r/m8, 1</td>
<td>Valid</td>
<td>Valid</td>
</tr>
<tr>
<td>REX + D0 /1</td>
<td>ROR r/m8*, 1</td>
<td>Valid</td>
<td>N.E.</td>
</tr>
<tr>
<td>D2 /1</td>
<td>ROR r/m8, CL</td>
<td>Valid</td>
<td>Valid</td>
</tr>
<tr>
<td>REX + D2 /1</td>
<td>ROR r/m8*, CL</td>
<td>Valid</td>
<td>N.E.</td>
</tr>
<tr>
<td>C0 /1 ib</td>
<td>ROR r/m8, imm8</td>
<td>Valid</td>
<td>Valid</td>
</tr>
<tr>
<td>REX + C0 /1 ib</td>
<td>ROR r/m8*, imm8</td>
<td>Valid</td>
<td>N.E.</td>
</tr>
<tr>
<td>D1 /1</td>
<td>ROR r/m16, 1</td>
<td>Valid</td>
<td>Valid</td>
</tr>
<tr>
<td>D3 /1</td>
<td>ROR r/m16, CL</td>
<td>Valid</td>
<td>Valid</td>
</tr>
<tr>
<td>C1 /1 ib</td>
<td>ROR r/m16, imm8</td>
<td>Valid</td>
<td>Valid</td>
</tr>
<tr>
<td>D1 /1</td>
<td>ROR r/m32, 1</td>
<td>Valid</td>
<td>Valid</td>
</tr>
<tr>
<td>REX.W + D1 /1</td>
<td>ROR r/m64, 1</td>
<td>Valid</td>
<td>N.E.</td>
</tr>
<tr>
<td>D3 /1</td>
<td>ROR r/m32, CL</td>
<td>Valid</td>
<td>Valid</td>
</tr>
<tr>
<td>REX.W + D3 /1</td>
<td>ROR r/m64, CL</td>
<td>Valid</td>
<td>N.E.</td>
</tr>
<tr>
<td>C1 /1 ib</td>
<td>ROR r/m32, imm8</td>
<td>Valid</td>
<td>Valid</td>
</tr>
<tr>
<td>REX.W + C1 /1 ib</td>
<td>ROR r/m64, imm8</td>
<td>Valid</td>
<td>N.E.</td>
</tr>
</tbody>
</table>

NOTES:
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.
** See IA-32 Architecture Compatibility section below.
Description
Shifts (rotates) the bits of the first operand (destination operand) the number of bit positions specified in the second operand (count operand) and stores the result in the destination operand. The destination operand can be a register or a memory location; the count operand is an unsigned integer that can be an immediate or a value in the CL register. In legacy and compatibility mode, the processor restricts the count to a number between 0 and 31 by masking all the bits in the count operand except the 5 least-significant bits.

The rotate left (ROL) and rotate through carry left (RCL) instructions shift all the bits toward more-significant bit positions, except for the most-significant bit, which is rotated to the least-significant bit location. The rotate right (ROR) and rotate through carry right (RCR) instructions shift all the bits toward less significant bit positions, except for the least-significant bit, which is rotated to the most-significant bit location.

The RCL and RCR instructions include the CF flag in the rotation. The RCL instruction shifts the CF flag into the least-significant bit and shifts the most-significant bit into the CF flag. The RCR instruction shifts the CF flag into the most-significant bit and shifts the least-significant bit into the CF flag. For the ROL and ROR instructions, the original value of the CF flag is not a part of the result, but the CF flag receives a copy of the bit that was shifted from one end to the other.

The OF flag is defined only for the 1-bit rotates; it is undefined in all other cases (except that a zero-bit rotate does nothing, that is affects no flags). For left rotates, the OF flag is set to the exclusive OR of the CF bit (after the rotate) and the most-significant bit of the result. For right rotates, the OF flag is set to the exclusive OR of the two most-significant bits of the result.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Use of REX.W promotes the first operand to 64 bits and causes the count operand to become a 6-bit counter.

IA-32 Architecture Compatibility
The 8086 does not mask the rotation count. However, all other IA-32 processors (starting with the Intel 286 processor) do mask the rotation count to 5 bits, resulting in a maximum count of 31. This masking is done in all operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instructions.

Operation
(* RCL and RCR instructions *)
SIZE ← OperandSize;
CASE (determine count) OF
  SIZE ← 8:  tempCOUNT ← (COUNT AND 1FH) MOD 9;
  SIZE ← 16: tempCOUNT ← (COUNT AND 1FH) MOD 17;
  SIZE ← 32: tempCOUNT ← COUNT AND 1FH;
INSTRUCTION SET REFERENCE, N-Z

SIZE ← 64:  tempCOUNT ← COUNT AND 3FH;
ESAC;

(* RCL instruction operation *)
WHILE (tempCOUNT ≠ 0)
   DO
tempCF ← MSB(DEST);
   DEST ← (DEST * 2) + CF;
   CF ← tempCF;
   tempCOUNT ← tempCOUNT - 1;
   OD;
ELIHw;
IF COUNT = 1
   THEN OF ← MSB(DEST) XOR CF;
   ELSE OF is undefined;
FI;

(* RCR instruction operation *)
IF COUNT = 1
   THEN OF ← MSB(DEST) XOR CF;
   ELSE OF is undefined;
FI;
WHILE (tempCOUNT ≠ 0)
   DO
tempCF ← LSB(SRC);
   DEST ← (DEST / 2) + (CF * 2^{SIZE});
   CF ← tempCF;
   tempCOUNT ← tempCOUNT - 1;
   OD;

(* ROL and ROR instructions *)
SIZE ← OperandSize;
CASE (determine count) OF
   SIZE ← 8:  tempCOUNT ← (COUNT AND 1FH) MOD 8; (* Mask count before MOD *)
   SIZE ← 16:  tempCOUNT ← (COUNT AND 1FH) MOD 16;
   SIZE ← 32:  tempCOUNT ← (COUNT AND 1FH) MOD 32;
   SIZE ← 64:  tempCOUNT ← (COUNT AND 1FH) MOD 64;
ESAC;

(* ROL instruction operation *)
IF (tempCOUNT > 0) (* Prevents updates to CF *)
   WHILE (tempCOUNT ≠ 0)
      DO
tempCF ← MSB(DEST);
DEST ← (DEST * 2) + tempCF;
tempCOUNT ← tempCOUNT - 1;
OD;
ELIHw;
CF ← LSB(DEST);
IF COUNT = 1
    THEN OF ← MSB(DEST) XOR CF;
    ELSE OF is undefined;
FI;
FI;

(* ROR instruction operation *)
IF tempCOUNT > 0 (* Prevent updates to CF *)
    WHILE (tempCOUNT ≠ 0)
        DO
            tempCF ← LSB(SRC);
            DEST ← (DEST / 2) + (tempCF * 2\text{SIZE});
            tempCOUNT ← tempCOUNT - 1;
        OD;
    ELIHw;
    CF ← MSB(DEST);
    IF COUNT = 1
        THEN OF ← MSB(DEST) XOR MSB − 1(DEST);
        ELSE OF is undefined;
    FI;
    FI;

Flags Affected
The CF flag contains the value of the bit shifted into it. The OF flag is affected only for single-bit rotates (see “Description” above); it is undefined for multi-bit rotates. The SF, ZF, AF, and PF flags are not affected.

Protected Mode Exceptions
#GP(0) If the source operand is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the source operand is located in a nonwritable segment.
#PF(fault-code) If the memory address is in a non-canonical form.
#AC(0) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
RCPPS—Compute Reciprocals of Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 53 /r</td>
<td>RCPPS xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Computes the approximate reciprocals of the packed single-precision floating-point values in xmm2/m128 and stores the results in xmm1.</td>
</tr>
</tbody>
</table>

**Description**

Performs a SIMD computation of the approximate reciprocals of the four packed single-precision floating-point values in the source operand (second operand) stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for an illustration of a SIMD single-precision floating-point operation.

The relative error for this approximation is:

$$|\text{Relative Error}| \leq 1.5 \times 2^{-12}$$

The RCPPS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an $\infty$ of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). Tiny results are always flushed to 0.0, with the sign of the operand. (Input values greater than or equal to $|1.1111111111010000000000000B+2^{125}|$ are guaranteed to not produce tiny results; input values less than or equal to $|1.00000000000110000000001B*2^{126}|$ are guaranteed to produce tiny results, which are in turn flushed to 0.0; and input values in between this range may or may not produce tiny results, depending on the implementation.) When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN, or the source QNaN is returned.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

$$\text{DEST}[31:0] \leftarrow \text{APPROXIMATE}(1.0/(\text{SRC}[31:0]));$$
$$\text{DEST}[63:32] \leftarrow \text{APPROXIMATE}(1.0/(\text{SRC}[63:32]));$$
$$\text{DEST}[95:64] \leftarrow \text{APPROXIMATE}(1.0/(\text{SRC}[95:64]));$$
$$\text{DEST}[127:96] \leftarrow \text{APPROXIMATE}(1.0/(\text{SRC}[127:96]));$$

**Intel C/C++ Compiler Intrinsic Equivalent**

RCCPS _m128 _mm_rcp_ps(_m128 a)
SIMD Floating-Point Exceptions
None.

Protected Mode Exceptions
#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
   If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0) For an illegal address in the SS segment.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
   If CR4.OSFXSR[bit 9] = 0.
   If CPUID.01H:EDX.SSE[bit 25] = 0.

Real-Address Mode Exceptions
#GP(0) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
   If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
   If CR4.OSFXSR[bit 9] = 0.
   If CPUID.01H:EDX.SSE[bit 25] = 0.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
   If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#PF(fault-code) For a page fault.
#NM  If CR0.TS[bit 3] = 1.
#UD  If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.
**RCPSS—Compute Reciprocal of Scalar Single-Precision Floating-Point Values**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compil/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F</td>
<td>RCPSS xmm1,</td>
<td>Valid</td>
<td>Valid</td>
<td>Computes the approximate reciprocal of the scalar single-precision floating-point value in xmm2/m32 and stores the result in xmm1.</td>
</tr>
<tr>
<td>53 /r</td>
<td>xmm2/m32</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Description**

Computes of an approximate reciprocal of the low single-precision floating-point value in the source operand (second operand) and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1*, for an illustration of a scalar single-precision floating-point operation.

The relative error for this approximation is:

\[ |\text{Relative Error}| \leq 1.5 \times 2^{-12} \]

The RCPSS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an \( \infty \) of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). Tiny results are always flushed to 0.0, with the sign of the operand. (Input values greater than or equal to \( 1.11111111110100000000000B \times 2^{125} \) are guaranteed to not produce tiny results; input values less than or equal to \( 1.000000000001100000000B \times 2^{126} \) are guaranteed to produce tiny results, which are in turn flushed to 0.0; and input values in between this range may or may not produce tiny results, depending on the implementation.) When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

\[
\text{DEST}[31:0] \leftarrow \text{APPROX}(1.0/(\text{SRC}[31:0]));
\]

\(^* \text{DEST}[127:32] \text{ unchanged} \)*

**Intel C/C++ Compiler Intrinsic Equivalent**

RCPSS _m128 _mm_rcp_ss(_m128 a)
SIMD Floating-Point Exceptions

None.

Protected Mode Exceptions

#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
#SS(0) For an illegal address in the SS segment.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
  If CR4.OSFXSR[bit 9] = 0.
  If CPUID.01H:EDX.SSE[bit 25] = 0.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

GP(0) If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
  If CR4.OSFXSR[bit 9] = 0.
  If CPUID.01H:EDX.SSE[bit 25] = 0.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

Compatibly Mode Exceptions

Same exceptions as in Protected Mode.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
INSTRUCTION SET REFERENCE, N-Z

#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
RDMSR—Read from Model Specific Register

<table>
<thead>
<tr>
<th>Opcode*</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 32</td>
<td>RDMSR</td>
<td>Valid</td>
<td>Valid</td>
<td>Load MSR specified by ECX into EDX:EAX.</td>
</tr>
<tr>
<td>REX.W + 0F 32</td>
<td>RDMSR</td>
<td>Valid</td>
<td>N.E.</td>
<td>Load MSR specified by RCX into RDX:RAX.</td>
</tr>
</tbody>
</table>

NOTES:
* See IA-32 Architecture Compatibility section below.

Description
Loads the contents of a 64-bit model specific register (MSR) specified in an index register into registers EDX:EAX. The input value loaded into the index register is the address of the MSR to be read. The EDX register is loaded with the high-order 32 bits of the MSR and the EAX register is loaded with the low-order 32 bits. If fewer than 64 bits are implemented in the MSR being read, the values returned to EDX:EAX in unimplemented bit locations are undefined. In non-64-bit mode, the index register is specified in ECX. In 64-bit mode, the index register is specified in RCX and the higher 32-bits of RDX and RAX are cleared.

This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection exception #GP(0) will be generated. Specifying a reserved or unimplemented MSR address in ECX will also cause a general protection exception.

The MSRs control functions for testability, execution tracing, performance-monitoring, and machine check errors. Appendix B, "Model-Specific Registers (MSRs)," in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B, lists all the MSRs that can be read with this instruction and their addresses. Note that each processor family has its own set of MSRs.

The CPUID instruction should be used to determine whether MSRs are supported (EDX[5]=1) before using this instruction.

IA-32 Architecture Compatibility
The MSRs and the ability to read them with the RDMSR instruction were introduced into the IA-32 Architecture with the Pentium processor. Execution of this instruction by an IA-32 processor earlier than the Pentium processor results in an invalid opcode exception #UD.

See "Changes to Instruction Behavior in VMX Non-Root Operation” in Chapter 21 of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B, for more information about the behavior of this instruction in VMX non-root operation.
Operation

IF 64-Bit Mode and REX.W used
   THEN
       RAX[31:0] ← MSR(RCX)[31:0];
       RAX[63:32] ← 0;
       RDX[31:0] ← MSR(RCX)[63:32];
       RDX[63:32] ← 0;
   ELSE
       (* Non-64-bit modes, 64-bit mode default *)
       EDX-EAX ← MSR(ECX);
   FI;

Flags Affected

None.

Protected Mode Exceptions

#GP(0) If the current privilege level is not 0.
   If the value in ECX specifies a reserved or unimplemented MSR address.

Real-Address Mode Exceptions

#GP If the value in ECX specifies a reserved or unimplemented MSR address.

Virtual-8086 Mode Exceptions

#GP(0) The RDMSR instruction is not recognized in virtual-8086 mode.

Compatibility Mode Exceptions

Same exceptions as in Protected Mode.

64-Bit Mode Exceptions

#GP(0) If the current privilege level is not 0.
   If the value in ECX or RCX specifies a reserved or unimplemented MSR address.
RDPMC—Read Performance-Monitoring Counters

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 33</td>
<td>RDPMC</td>
<td>Valid</td>
<td>Valid</td>
<td>Read performance-monitoring counter specified by ECX into EDX:EAX.</td>
</tr>
</tbody>
</table>

**Description**

Loads the 40-bit performance-monitoring counter specified in the ECX register into registers EDX:EAX. The EDX register is loaded with the high-order 8 bits of the counter and the EAX register is loaded with the low-order 32 bits. The counter to be read is specified with an unsigned integer placed in the ECX register.

The indices used to specify performance counters are model-specific and may vary by processor implementations. See Table 4-2 for valid indices for each processor family.

**Table 4-2. Valid Performance Counter Index Range for RDPMC**

<table>
<thead>
<tr>
<th>Processor Family</th>
<th>CPUID Family/Model/ Other Signatures</th>
<th>Valid PMC Index Range</th>
<th>40-bit Counters</th>
</tr>
</thead>
<tbody>
<tr>
<td>P6, Pentium® 4, Intel® Xeon processors</td>
<td>Family 06H</td>
<td>0, 1</td>
<td>0, 1</td>
</tr>
<tr>
<td>Pentium 4, Intel Xeon processors</td>
<td>Family 0FH; Model 00H, 01H, 02H</td>
<td>≥ 0 and ≤ 17</td>
<td>≥ 0 and ≤ 17</td>
</tr>
<tr>
<td></td>
<td>(Family 0FH; Model 03H, 04H, 06H) and (L3 is absent)</td>
<td>≥ 0 and ≤ 17</td>
<td>≥ 0 and ≤ 17</td>
</tr>
<tr>
<td>Pentium M processors</td>
<td>Family 06H, Model 09H, 0DH</td>
<td>0, 1</td>
<td>0, 1</td>
</tr>
<tr>
<td>64-bit Intel Xeon processors with L3</td>
<td>(Family 0FH; Model 03H, 04H) and (L3 is present)</td>
<td>≥ 0 and ≤ 25</td>
<td>≥ 0 and ≤ 17</td>
</tr>
<tr>
<td>Intel® Core™ Solo and Intel Core Duo processors</td>
<td>Family 06H, Model 0EH</td>
<td>0, 1</td>
<td>0, 1</td>
</tr>
<tr>
<td>Intel® Core™2 Duo processor, Intel Xeon processor 5100 Series - general-purpose PMC</td>
<td>Family 06H, Model 0FH</td>
<td>0, 1</td>
<td>0, 1</td>
</tr>
<tr>
<td>Intel Core 2 Duo processor, Intel Xeon processor 5100 Series - fixed-function PMC</td>
<td>Family 06H, Model 0FH</td>
<td>8000_0000H, 8000_0001H</td>
<td>0, 1</td>
</tr>
</tbody>
</table>
The Pentium 4 and Intel Xeon processors also support “fast” (32-bit) and “slow” (40-bit) reads on the first 18 performance counters. Selected this option using ECX[bit 31]. If bit 31 is set, RDPMC reads only the low 32 bits of the selected performance counter. If bit 31 is clear, all 40 bits are read. A 32-bit result is returned in EAX and EDX is set to 0. A 32-bit read executes faster on Pentium 4 processors and Intel Xeon processors than a full 40-bit read.

On 64-bit Intel Xeon processors with L3, performance counters with indices 18-25 are 32-bit counters. EDX is cleared after executing RDPMC for these counters.

When in protected or virtual 8086 mode, the performance-monitoring counters enabled (PCE) flag in register CR4 restricts the use of the RDPMC instruction as follows. When the PCE flag is set, the RDPMC instruction can be executed at any privilege level; when the flag is clear, the instruction can only be executed at privilege level 0. (When in real-address mode, the RDPMC instruction is always enabled.)

The performance-monitoring counters can also be read with the RDMSR instruction, when executing at privilege level 0.

The performance-monitoring counters are event counters that can be programmed to count events such as the number of instructions decoded, number of interrupts received, or number of cache loads. Appendix A, “Performance Monitoring Events,” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B, lists the events that can be counted for various processors in the Intel 64 and IA-32 architecture families.

The RDPMC instruction is not a serializing instruction; that is, it does not imply that all the events caused by the preceding instructions have been completed or that events caused by subsequent instructions have not begun. If an exact event count is desired, software must insert a serializing instruction (such as the CPUID instruction) before and/or after the RDPMC instruction.

In the Pentium 4 and Intel Xeon processors, performing back-to-back fast reads are not guaranteed to be monotonic. To guarantee monotonicity on back-to-back reads, a serializing instruction must be placed between the two RDPMC instructions.

The RDPMC instruction can execute in 16-bit addressing mode or virtual-8086 mode; however, the full contents of the ECX register are used to select the counter, and the event count is stored in the full EAX and EDX registers. The RDPMC instruction was introduced into the IA-32 Architecture in the Pentium Pro processor and the Pentium processor with MMX technology. The earlier Pentium processors have performance-monitoring counters, but they must be read with the RDMSR instruction.

In 64-bit mode, RDPMC behavior is unchanged from 32-bit mode. The upper 32 bits of RAX and RDX are cleared.

**Operation**

(* Intel Core 2 Duo processor family and Intel Xeon processor 5100 series*)

\[
\text{IF } (ECX = 0 \text{ or } 1) \text{ and } ((CR4.PCE = 1) \text{ or } (CPL = 0) \text{ or } (CR0.PE = 0)) \\
\text{THEN IF } (ECX[31] = 1)
\]
EAX ← IA32_FIXED_CTR(ECX)[30:0];
EDX ← IA32_FIXED_CTR(ECX)[39:32];
ELSE IF (ECX[30:0] in valid range)
EAX ← PMC(ECX[30:0])[31:0];
EDX ← PMC(ECX[30:0])[39:32];
ELSE (* ECX is not valid or CR4.PCE is 0 and CPL is 1, 2, or 3 and CR0.PE is 1 *)
#GP(0);
FI;
(* P6 family processors and Pentium processor with MMX technology *)
IF (ECX = 0 or 1) and ((CR4.PCE = 1) or (CPL = 0) or (CR0.PE = 0))
THEN
EAX ← PMC(ECX)[31:0];
EDX ← PMC(ECX)[39:32];
ELSE (* ECX is not 0 or 1 or CR4.PCE is 0 and CPL is 1, 2, or 3 and CR0.PE is 1 *)
#GP(0);
FI;
(* Processors with CPUID family 15 *)
IF ((CR4.PCE = 1) or (CPL = 0) or (CR0.PE = 0))
THEN IF (ECX[30:0] = 0:17)
THEN IF ECX[31] = 0
THEN IF 64-Bit Mode
THEN
RAX[31:0] ← PMC(ECX[30:0])[31:0]; (* 40-bit read *)
RAX[63:32] ← 0;
RDX[31:0] ← PMC(ECX[30:0])[39:32];
RDX[63:32] ← 0;
ELSE
EAX ← PMC(ECX[30:0])[31:0]; (* 40-bit read *)
EDX ← PMC(ECX[30:0])[39:32];
FI;
ELSE IF ECX[31] = 1
THEN IF 64-Bit Mode
THEN
RAX[31:0] ← PMC(ECX[30:0])[31:0]; (* 32-bit read *)
RAX[63:32] ← 0;
RDX ← 0;
ELSE
EAX ← PMC(ECX[30:0])[31:0]; (* 32-bit read *)
EDX ← 0;
FI;
FI;
ELSE IF (*64-bit Intel Xeon processor with L3 *)
THEN IF (ECX[30:0] = 18:25
    EAX ← PMC(ECX[30:0])[31:0]; (* 32-bit read *)
    EDX ← 0;
    FI;
ELSE (* Invalid PMC index in ECX[30:0], see Table 4-4. *)
    GP(0);
    FI;
ELSE (* CR4.PCE = 0 and (CPL = 1, 2, or 3) and CR0.PE = 1 *)
    #GP(0);
    FI;

**Flags Affected**

None.

**Protected Mode Exceptions**

#GP(0) If the current privilege level is not 0 and the PCE flag in the CR4 register is clear.
If an invalid performance counter index is specified (see Table 4-2).
(Pentium 4 and Intel Xeon processors) If the value in ECX[30:0] is not within the valid range.

**Real-Address Mode Exceptions**

#GP If an invalid performance counter index is specified (see Table 4-2).
(Pentium 4 and Intel Xeon processors) If the value in ECX[30:0] is not within the valid range.

**Virtual-8086 Mode Exceptions**

#GP(0) If the PCE flag in the CR4 register is clear.
If an invalid performance counter index is specified (see Table 4-2).
(Pentium 4 and Intel Xeon processors) If the value in ECX[30:0] is not within the valid range.

**Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.
64-Bit Mode Exceptions

#GP(0) If the current privilege level is not 0 and the PCE flag in the CR4 register is clear.

If an invalid performance counter index is specified in ECX[30:0] (see Table 4-2).
RDTSC—Read Time-Stamp Counter

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 31</td>
<td>RDTSC</td>
<td>Valid</td>
<td>Valid</td>
<td>Read time-stamp counter into EDX:EAX.</td>
</tr>
</tbody>
</table>

**Description**

In legacy, compatibility and default 64-bit mode; loads the current value of the processor’s time-stamp counter into the EDX:EAX registers. The time-stamp counter is contained in a 64-bit MSR. The high-order 32 bits of the MSR are loaded into the EDX register, and the low-order 32 bits are loaded into the EAX register.

The processor monotonically increments the time-stamp counter MSR every clock cycle and resets it to 0 whenever the processor is reset. See “Time Stamp Counter” in Chapter 18 of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B, for specific details of the time stamp counter behavior.

When in protected or virtual 8086 mode, the time stamp disable (TSD) flag in register CR4 restricts the use of the RDTSC instruction as follows. When the TSD flag is clear, the RDTSC instruction can be executed at any privilege level; when the flag is set, the instruction can only be executed at privilege level 0. (When in real-address mode, the RDTSC instruction is always enabled.)

The time-stamp counter can also be read with the RDMSR instruction, when executing at privilege level 0.

The RDTSC instruction is not a serializing instruction. Thus, it does not necessarily wait until all previous instructions have been executed before reading the counter. Similarly, subsequent instructions may begin execution before the read operation is performed.

This instruction was introduced by the Pentium processor.

In 64-bit mode, RDTSC behavior is unchanged from 32-bit mode. The upper 32 bits of RAX and RDX are cleared.

See “Changes to Instruction Behavior in VMX Non-Root Operation” in Chapter 21 of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B, for more information about the behavior of this instruction in VMX non-root operation.

**Operation**

IF (CR4.TSD = 0) or (CPL = 0) or (CR0.PE = 0)
THEN
  IF 64-Bit Mode
    THEN
      RAX[31:0] ← TimeStampCounter[31:0];
      RAX[63:32] ← 0;
RDX[31:0] ← TimeStampCounter[63:32];
RDX[63:32] ← 0;
ELSE
    EDX:EAX ← TimeStampCounter;
FI;
ELSE (* CR4.TSD = 1 and (CPL = 1, 2, or 3) and CR0.PE = 1 *)
    #GP(0);
FI;

Flags Affected
None.

Protected Mode Exceptions
#GP(0) If the TSD flag in register CR4 is set and the CPL is greater than 0.

Real-Address Mode Exceptions
None.

Virtual-8086 Mode Exceptions
#GP(0) If the TSD flag in register CR4 is set.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
Same exceptions as in Protected Mode.
# REP/REPZ/REPNE/REPS—Repeat String Operation Prefix

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 6C</td>
<td>REP INS m8, DX</td>
<td>Valid</td>
<td>Valid</td>
<td>Input (E)CX bytes from port DX into ES:[(E)DI].</td>
</tr>
<tr>
<td>F3 6C</td>
<td>REP INS m8, DX</td>
<td>Valid</td>
<td>N.E.</td>
<td>Input RCX bytes from port DX into [RDI].</td>
</tr>
<tr>
<td>F3 6D</td>
<td>REP INS m16, DX</td>
<td>Valid</td>
<td>Valid</td>
<td>Input (E)CX words from port DX into ES:[(E)DI].</td>
</tr>
<tr>
<td>F3 6D</td>
<td>REP INS m32, DX</td>
<td>Valid</td>
<td>Valid</td>
<td>Input (E)CX doublewords from port DX into ES:[(E)DI].</td>
</tr>
<tr>
<td>F3 6D</td>
<td>REP INS r/m32, DX</td>
<td>Valid</td>
<td>N.E.</td>
<td>Input RCX default size from port DX into [RDI].</td>
</tr>
<tr>
<td>F3 A4</td>
<td>REP MOVs m8, m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Move (E)CX bytes from DS:[(E)SI] to ES:[(E)DI].</td>
</tr>
<tr>
<td>F3 REX.W A4</td>
<td>REP MOVs m8, m8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Move RCX bytes from [RSI] to [RDI].</td>
</tr>
<tr>
<td>F3 A5</td>
<td>REP MOVs m16, m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Move (E)CX words from DS:[(E)SI] to ES:[(E)DI].</td>
</tr>
<tr>
<td>F3 A5</td>
<td>REP MOVs m32, m32</td>
<td>Valid</td>
<td>Valid</td>
<td>Move (E)CX doublewords from DS:[(E)SI] to ES:[(E)DI].</td>
</tr>
<tr>
<td>F3 REX.W A5</td>
<td>REP MOVs m64, m64</td>
<td>Valid</td>
<td>N.E.</td>
<td>Move RCX quadwords from [RSI] to [RDI].</td>
</tr>
<tr>
<td>F3 6E</td>
<td>REP OUTS DX, r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Output (E)CX bytes from DS:[(E)SI] to port DX.</td>
</tr>
<tr>
<td>F3 REX.W 6E</td>
<td>REP OUTS DX, r/m8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Output RCX bytes from [RSI] to port DX.</td>
</tr>
<tr>
<td>F3 6F</td>
<td>REP OUTS DX, r/m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Output (E)CX words from DS:[(E)SI] to port DX.</td>
</tr>
<tr>
<td>F3 6F</td>
<td>REP OUTS DX, r/m32</td>
<td>Valid</td>
<td>Valid</td>
<td>Output (E)CX doublewords from DS:[(E)SI] to port DX.</td>
</tr>
<tr>
<td>F3 REX.W 6F</td>
<td>REP OUTS DX, r/m32</td>
<td>Valid</td>
<td>N.E.</td>
<td>Output RCX default size from [RSI] to port DX.</td>
</tr>
<tr>
<td>F3 AC</td>
<td>REP LODs AL</td>
<td>Valid</td>
<td>Valid</td>
<td>Load (E)CX bytes from DS:[(E)SI] to AL.</td>
</tr>
<tr>
<td>F3 REX.W AC</td>
<td>REP LODs AL</td>
<td>Valid</td>
<td>N.E.</td>
<td>Load RCX bytes from [RSI] to AL.</td>
</tr>
<tr>
<td>F3 AD</td>
<td>REP LODs AX</td>
<td>Valid</td>
<td>Valid</td>
<td>Load (E)CX words from DS:[(E)SI] to AX.</td>
</tr>
<tr>
<td>F3 AD</td>
<td>REP LODs EAX</td>
<td>Valid</td>
<td>Valid</td>
<td>Load (E)CX doublewords from DS:[(E)SI] to EAX.</td>
</tr>
<tr>
<td>F3 REX.W AD</td>
<td>REP LODs RAX</td>
<td>Valid</td>
<td>N.E.</td>
<td>Load RCX quadwords from [RSI] to RAX.</td>
</tr>
<tr>
<td>Opcode</td>
<td>Instruction</td>
<td>64-Bit Mode</td>
<td>Compat/ Leg Mode</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-------------</td>
<td>-------------</td>
<td>------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>F3 AA</td>
<td>REP STOS m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Fill (E)CX bytes at ES:[(E)DI] with AL.</td>
</tr>
<tr>
<td>F3 REX.W AA</td>
<td>REP STOS m8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Fill RCX bytes at [RDI] with AL.</td>
</tr>
<tr>
<td>F3 AB</td>
<td>REP STOS m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Fill (E)CX words at ES:[(E)DI] with AX.</td>
</tr>
<tr>
<td>F3 AB</td>
<td>REP STOS m32</td>
<td>Valid</td>
<td>Valid</td>
<td>Fill (E)CX doublewords at ES:[(E)DI] with EAX.</td>
</tr>
<tr>
<td>F3 REX.W AB</td>
<td>REP STOS m64</td>
<td>Valid</td>
<td>N.E.</td>
<td>Fill RCX quadwords at [RDI] with RAX.</td>
</tr>
<tr>
<td>F3 A6</td>
<td>REPE CMPS m8, m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Find nonmatching bytes in ES:[(E)DI] and DS:[(E)SI].</td>
</tr>
<tr>
<td>F3 REX.W A6</td>
<td>REPE CMPS m8, m8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Find non-matching bytes in [RDI] and [RSI].</td>
</tr>
<tr>
<td>F3 A7</td>
<td>REPE CMPS m16, m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Find nonmatching words in ES:[(E)DI] and DS:[(E)SI].</td>
</tr>
<tr>
<td>F3 A7</td>
<td>REPE CMPS m32, m32</td>
<td>Valid</td>
<td>Valid</td>
<td>Find nonmatching doublewords in ES:[(E)DI] and DS:[(E)SI].</td>
</tr>
<tr>
<td>F3 REX.W A7</td>
<td>REPE CMPS m64, m64</td>
<td>Valid</td>
<td>N.E.</td>
<td>Find non-matching quadwords in [RDI] and [RSI].</td>
</tr>
<tr>
<td>F3 AE</td>
<td>REPE SCAS m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Find non-AL byte starting at ES:[(E)DI].</td>
</tr>
<tr>
<td>F3 REX.W AE</td>
<td>REPE SCAS m8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Find non-AL byte starting at [RDI].</td>
</tr>
<tr>
<td>F3 AF</td>
<td>REPE SCAS m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Find non-AX word starting at ES:[(E)DI].</td>
</tr>
<tr>
<td>F3 AF</td>
<td>REPE SCAS m32</td>
<td>Valid</td>
<td>Valid</td>
<td>Find non-EAX doubleword starting at ES:[(E)DI].</td>
</tr>
<tr>
<td>F3 REX.W AF</td>
<td>REPE SCAS m64</td>
<td>Valid</td>
<td>N.E.</td>
<td>Find non-RAX quadword starting at [RDI].</td>
</tr>
<tr>
<td>F2 A6</td>
<td>REPNE CMPS m8, m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Find matching bytes in ES:[(E)DI] and DS:[(E)SI].</td>
</tr>
<tr>
<td>F2 REX.W A6</td>
<td>REPNE CMPS m8, m8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Find matching bytes in [RDI] and [RSI].</td>
</tr>
<tr>
<td>F2 A7</td>
<td>REPNE CMPS m16, m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Find matching words in ES:[(E)DI] and DS:[(E)SI].</td>
</tr>
<tr>
<td>F2 A7</td>
<td>REPNE CMPS m32, m32</td>
<td>Valid</td>
<td>Valid</td>
<td>Find matching doublewords in ES:[(E)DI] and DS:[(E)SI].</td>
</tr>
<tr>
<td>F2 REX.W A7</td>
<td>REPNE CMPS m64, m64</td>
<td>Valid</td>
<td>N.E.</td>
<td>Find matching doublewords in [RDI] and [RSI].</td>
</tr>
</tbody>
</table>
INSTRUCTION SET REFERENCE, N-Z

Description
Repeats a string instruction the number of times specified in the count register or until the indicated condition of the ZF flag is no longer met. The REP (repeat), REPE (repeat while equal), REPNE (repeat while not equal), REPZ (repeat while zero), and REPNZ (repeat while not zero) mnemonics are prefixes that can be added to one of the string instructions. The REP prefix can be added to the INS, OUTS, MOVS, LODS, and STOS instructions, and the REPE, REPNE, REPZ, and REPNZ prefixes can be added to the CMPS and SCAS instructions. (The REPZ and REPNZ prefixes are synonymous forms of the REPE and REPNE prefixes, respectively.) The behavior of the REP prefix is undefined when used with non-string instructions.

The REP prefixes apply only to one string instruction at a time. To repeat a block of instructions, use the LOOP instruction or another looping construct. All of these repeat prefixes cause the associated instruction to be repeated until the count in register is decremented to 0. See Table 4-3.

NOTES:
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2 AE</td>
<td>REP SCAS m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Find AL, starting at ES:[(E)DI].</td>
</tr>
<tr>
<td>F2 REX.W AE</td>
<td>REP SCAS m8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Find AL, starting at [RDI].</td>
</tr>
<tr>
<td>F2 AF</td>
<td>REP SCAS m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Find AX, starting at ES:[(E)DI].</td>
</tr>
<tr>
<td>F2 AF</td>
<td>REP SCAS m32</td>
<td>Valid</td>
<td>Valid</td>
<td>Find EAX, starting at ES:[(E)DI].</td>
</tr>
<tr>
<td>F2 REX.W AF</td>
<td>REP SCAS m64</td>
<td>Valid</td>
<td>N.E.</td>
<td>Find RAX, starting at [RDI].</td>
</tr>
</tbody>
</table>

NOTES:
* Count register is CX, ECX or RCX by default, depending on attributes of the operating modes. In 64-bit mode, if default operation size is 32 bits, the count register becomes RCX when a REX.W prefix is used.

The REPE, REPNE, REPZ, and REPNZ prefixes also check the state of the ZF flag after each iteration and terminate the repeat loop if the ZF flag is not in the specified state. When both termination conditions are tested, the cause of a repeat termination can
be determined either by testing the count register with a JECXZ instruction or by testing the ZF flag (with a JZ, JNZ, or JNE instruction).

When the REPE/REPZ and REPNE/REPNZ prefixes are used, the ZF flag does not require initialization because both the CMPS and SCAS instructions affect the ZF flag according to the results of the comparisons they make.

A repeating string operation can be suspended by an exception or interrupt. When this happens, the state of the registers is preserved to allow the string operation to be resumed upon a return from the exception or interrupt handler. The source and destination registers point to the next string elements to be operated on, the EIP register points to the string instruction, and the ECX register has the value it held following the last successful iteration of the instruction. This mechanism allows long string operations to proceed without affecting the interrupt response time of the system.

When a fault occurs during the execution of a CMPS or SCAS instruction that is prefixed with REPE or REPNE, the EFLAGS value is restored to the state prior to the execution of the instruction. Since the SCAS and CMPS instructions do not use EFLAGS as an input, the processor can resume the instruction after the page fault handler.

Use the REP INS and REP OUTS instructions with caution. Not all I/O ports can handle the rate at which these instructions execute. Note that a REP STOS instruction is the fastest way to initialize a large block of memory.

In 64-bit mode, default operation size is 32 bits. The default count register is RCX for REP INS and REP OUTS; it is ECX for other instructions. REX.W does not promote operation to 64-bit operands for other REP/REPNE/REPZ/REPNZ instructions. See the summary chart at the beginning of this section for encoding data and limits.

**Operation**

\[
\text{IF AddressSize} = 16 \\
\quad \text{THEN} \\
\quad \quad \text{Use CX for CountReg;} \\
\quad \text{ELSE IF AddressSize} = 64 \text{ and REX.W used} \\
\quad \quad \text{THEN Use RCX for CountReg; Fi;} \\
\quad \quad \text{ELSE} \\
\quad \quad \quad \text{Use ECX for CountReg;} \\
\quad \text{Fi;} \\
\text{WHILE CountReg \neq 0} \\
\quad \text{DO} \\
\quad \quad \text{Service pending interrupts (if any);} \\
\quad \quad \text{Execute associated string instruction;} \\
\quad \quad \text{CountReg} \leftarrow (\text{CountReg} - 1); \\
\quad \text{IF CountReg} = 0
\]
THEN exit WHILE loop; Fi;
   IF (Repeat prefix is REPZ or REPE) and (ZF = 0)
   or (Repeat prefix is REPNZ or REPNE) and (ZF = 1)
      THEN exit WHILE loop; Fi;
   OD;

Flags Affected
None; however, the CMPS and SCAS instructions do set the status flags in the EFLAGS register.

Exceptions (All Operating Modes)
None; however, exceptions can be generated by the instruction a repeat prefix is associated with.

64-Bit Mode Exceptions
#GP(0) If the memory address is in a non-canonical form.
RET—Return from Procedure

Transfers program control to a return address located on the top of the stack. The address is usually placed on the stack by a CALL instruction, and the return is made to the instruction that follows the CALL instruction.

The optional source operand specifies the number of stack bytes to be released after the return address is popped; the default is none. This operand can be used to release parameters from the stack that were passed to the called procedure and are no longer needed. It must be used when the CALL instruction used to switch to a new procedure uses a call gate with a non-zero word count to access the new procedure. Here, the source operand for the RET instruction must specify the same number of bytes as is specified in the word count field of the call gate.

The RET instruction can be used to execute three different types of returns:

- **Near return**—A return to a calling procedure within the current code segment (the segment currently pointed to by the CS register), sometimes referred to as an intrasegment return.
- **Far return**—A return to a calling procedure located in a different segment than the current code segment, sometimes referred to as an intersegment return.
- **Inter-privilege-level far return**—A far return to a different privilege level than that of the currently executing program or procedure.

The inter-privilege-level return type can only be executed in protected mode. See the section titled “Calling Procedures Using Call and RET” in Chapter 6 of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for detailed information on near, far, and inter-privilege-level returns.

When executing a near return, the processor pops the return instruction pointer (offset) from the top of the stack into the EIP register and begins program execution at the new instruction pointer. The CS register is unchanged.

When executing a far return, the processor pops the return instruction pointer from the top of the stack into the EIP register, then pops the segment selector from the top of the stack into the CS register. The processor then begins program execution in the new code segment at the new instruction pointer.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>C3</td>
<td>RET</td>
<td>Valid</td>
<td>Valid</td>
<td>Near return to calling procedure.</td>
</tr>
<tr>
<td>CB</td>
<td>RET</td>
<td>Valid</td>
<td>Valid</td>
<td>Far return to calling procedure.</td>
</tr>
<tr>
<td>C2 iw</td>
<td>RET imm16</td>
<td>Valid</td>
<td>Valid</td>
<td>Near return to calling procedure and pop imm16 bytes from stack.</td>
</tr>
<tr>
<td>CA iw</td>
<td>RET imm16</td>
<td>Valid</td>
<td>Valid</td>
<td>Far return to calling procedure and pop imm16 bytes from stack.</td>
</tr>
</tbody>
</table>
The mechanics of an inter-privilege-level far return are similar to an intersegment return, except that the processor examines the privilege levels and access rights of the code and stack segments being returned to determine if the control transfer is allowed to be made. The DS, ES, FS, and GS segment registers are cleared by the RET instruction during an inter-privilege-level return if they refer to segments that are not allowed to be accessed at the new privilege level. Since a stack switch also occurs on an inter-privilege level return, the ESP and SS registers are loaded from the stack.

If parameters are passed to the called procedure during an inter-privilege level call, the optional source operand must be used with the RET instruction to release the parameters on the return. Here, the parameters are released both from the called procedure’s stack and the calling procedure’s stack (that is, the stack being returned to).

In 64-bit mode, the default operation size of this instruction is the stack size, i.e. 64 bits.

**Operation**

(* Near return *)
IF instruction = Near return
THEN;
    IF OperandSize = 32
    THEN
        IF top 4 bytes of stack not within stack limits
           THEN #SS(0); Fl;
           EIP ← Pop();
        ELSE
        IF OperandSize = 64
           THEN
            IF top 8 bytes of stack not within stack limits
               THEN #SS(0); Fl;
               RIP ← Pop();
            ELSE (* OperandSize = 16 *)
                IF top 2 bytes of stack not within stack limits
                   THEN #SS(0); Fl;
                   tempEIP ← Pop();
                   tempEIP ← tempEIP AND 0000FFFFH;
                   IF tempEIP not within code segment limits
                      THEN #GP(0); Fl;
                      EIP ← tempEIP;
                FI;
        ELSE (* OperandSize = 16 *)
            IF top 2 bytes of stack not within stack limits
               THEN #SS(0); Fl;
       FI;
IF instruction has immediate operand
   THEN IF StackAddressSize = 32
       THEN
           ESP ← ESP + SRC; (* Release parameters from stack *)
       ELSE
           IF StackAddressSize = 64
               THEN
                   RSP ← RSP + SRC; (* Release parameters from stack *)
               ELSE (* StackAddressSize = 16 *)
                   SP ← SP + SRC; (* Release parameters from stack *)
               FI;
           FI;
       FI;
   FI;
   FI;

(* Real-address mode or virtual-8086 mode *)
IF ((PE = 0) or (PE = 1 AND VM = 1)) and instruction = far return
   THEN
       IF OperandSize = 32
           THEN
               IF top 12 bytes of stack not within stack limits
                   THEN #SS(0); FI;
               EIP ← Pop();
               CS ← Pop(); (* 32-bit pop, high-order 16 bits discarded *)
           ELSE (* OperandSize = 16 *)
               IF top 6 bytes of stack not within stack limits
                   THEN #SS(0); FI;
               tempEIP ← Pop();
               tempEIP ← tempEIP AND 0000FFFFH;
               IF tempEIP not within code segment limits
                   THEN #GP(0); FI;
               EIP ← tempEIP;
               CS ← Pop(); (* 16-bit pop *)
           FI;
       FI;
   FI;
   IF instruction has immediate operand
       THEN
           SP ← SP + (SRC AND FFFFH); (* Release parameters from stack *)
       FI;
   FI;

(* Protected mode, not virtual-8086 mode *)
IF (PE = 1 and VM = 0 and IA32_EFER.LMA = 0) and instruction = far RET
   THEN
IF OperandSize = 32
   THEN
      IF second doubleword on stack is not within stack limits
         THEN #SS(0); Fl;
      ELSE (* OperandSize = 16 *)
         IF second word on stack is not within stack limits
            THEN #SS(0); Fl;
      FI;
   FI;
IF return code segment selector is NULL
   THEN #GP(0); Fl;
IF return code segment selector addresses descriptor beyond descriptor table limit
   THEN #GP(selector); Fl;
Obtain descriptor to which return code segment selector points from descriptor table;
IF return code segment descriptor is not a code segment
   THEN #GP(selector); Fl;
IF return code segment selector RPL < CPL
   THEN #GP(selector); Fl;
IF return code segment descriptor is conforming
   and return code segment DPL > return code segment selector RPL
   THEN #GP(selector); Fl;
IF return code segment descriptor is non-conforming and return code
descriptor DPL ≠ return code segment selector RPL
   THEN #GP(selector); Fl;
IF return code segment selector is not present
   THEN #NP(selector); Fl;
IF return code segment selector RPL > CPL
   THEN GOTO RETURN-OUTER-PRIVILEGE-LEVEL;
   ELSE GOTO RETURN-TO-SAME-PRIVILEGE-LEVEL;
   Fl;
RETURN-SAME-PRIVILEGE-LEVEL:
   IF the return instruction pointer is not within the return code segment limit
      THEN #GP(0); Fl;
   IF OperandSize = 32
      THEN
         EIP ← Pop();
         CS ← Pop(); (* 32-bit pop, high-order 16 bits discarded *)
         ESP ← ESP + SRC; (* Release parameters from stack *)
      ELSE (* OperandSize = 16 *)
         EIP ← Pop();
         EIP ← EIP AND 0000FFFFH;
         CS ← Pop(); (* 16-bit pop *)
         ESP ← ESP + SRC; (* Release parameters from stack *)
RETURN-OUTER-PRIVILEGE-LEVEL:
IF top (16 + SRC) bytes of stack are not within stack limits (OperandSize = 32)
or top (8 + SRC) bytes of stack are not within stack limits (OperandSize = 16)
THEN #SS(0); FI;
Read return segment selector;
IF stack segment selector is NULL
THEN #GP(0); FI;
IF return stack segment selector index is not within its descriptor table limits
THEN #GP(selector); FI;
Read segment descriptor pointed to by return segment selector;
IF stack segment selector RPL ≠ RPL of the return code segment selector
or stack segment is not a writable data segment
or stack segment descriptor DPL ≠ RPL of the return code segment selector
THEN #GP(selector); FI;
IF stack segment not present
THEN #SS(StackSegmentSelector); FI;
IF the return instruction pointer is not within the return code segment limit
THEN #GP(0); FI;
CPL ← ReturnCodeSegmentSelector(RPL);
IF OperandSize = 32
THEN
  EIP ← Pop();
  CS ← Pop(); (* 32-bit pop, high-order 16 bits discarded; segment descriptor information also loaded *)
  CS(RPL) ← CPL;
  ESP ← ESP + SRC; (* Release parameters from called procedure's stack *)
  tempESP ← Pop();
  tempSS ← Pop(); (* 32-bit pop, high-order 16 bits discarded; segment descriptor information also loaded *)
  ESP ← tempESP;
  SS ← tempSS;
ELSE (* OperandSize = 16 *)
  EIP ← Pop();
  EIP ← EIP AND 0000FFFFH;
  CS ← Pop(); (* 16-bit pop; segment descriptor information also loaded *)
  CS(RPL) ← CPL;
  ESP ← ESP + SRC; (* Release parameters from called procedure's stack *)
  tempESP ← Pop();
  tempSS ← Pop(); (* 16-bit pop; segment descriptor information also loaded *)
  ESP ← tempESP;
  SS ← tempSS;
FOR each of segment register (ES, FS, GS, and DS) DO
  IF segment register points to data or non-conforming code segment and CPL > segment descriptor DPL (* DPL in hidden part of segment register *)
    THEN SegmentSelector ← 0; (* Segment selector invalid *)
  FI;
OD;

FOR each of ES, FS, GS, and DS DO
  IF segment selector index is not within descriptor table limits or segment descriptor indicates the segment is not a data or readable code segment or if the segment is a data or non-conforming code segment and the segment descriptor’s DPL < CPL or RPL of code segment’s segment selector
    THEN SegmentSelector ← 0; (* Segment selector invalid *)
  OD;
ESP ← ESP + SRC; (* Release parameters from calling procedure’s stack *)

(* IA-32e Mode *)
IF (PE = 1 and VM = 0 and IA32_EFER.LMA = 1) and instruction = far RET THEN
  IF OperandSize = 32 THEN
    IF second doubleword on stack is not within stack limits
      THEN #SS(0); Fl;
    IF first or second doubleword on stack is not in canonical space
      THEN #SS(0); Fl;
    ELSE
      IF OperandSize = 16 THEN
        IF second word on stack is not within stack limits
          THEN #SS(0); Fl;
        IF first or second word on stack is not in canonical space
          THEN #SS(0); Fl;
        ELSE (* OperandSize = 64 *)
          IF first or second quadword on stack is not in canonical space
            THEN #SS(0); Fl;
          FL;
        FI
      FI
  FI
  IF return code segment selector is NULL
THEN GP(0); FI;
IF return code segment selector addresses descriptor beyond descriptor table limit
  THEN GP(selector); FI;
IF return code segment selector addresses descriptor in non-canonical space
  THEN GP(selector); FI;
Obtain descriptor to which return code segment selector points from descriptor table;
IF return code segment descriptor is not a code segment
  THEN #GP(selector); FI;
IF return code segment descriptor has L-bit = 1 and D-bit = 1
  THEN #GP(selector); FI;
IF return code segment selector RPL < CPL
  THEN #GP(selector); FI;
IF return code segment descriptor is conforming
  and return code segment DPL > return code segment selector RPL
  THEN #GP(selector); FI;
IF return code segment descriptor is non-conforming
  and return code segment DPL ≠ return code segment selector RPL
  THEN #GP(selector); FI;
IF return code segment descriptor is not present
  THEN #NP(selector); FI;
IF return code segment selector RPL > CPL
  THEN GOTO IA-32E-MODE-RETURN-OUTER-PRIVILEGE-LEVEL;
  ELSE GOTO IA-32E-MODE-RETURN-SAME-PRIVILEGE-LEVEL;
FI;
FI;
IA-32E-MODE-RETURN-SAME-PRIVILEGE-LEVEL:
IF the return instruction pointer is not within the return code segment limit
  THEN #GP(0); FI;
IF the return instruction pointer is not within canonical address space
  THEN #GP(0); FI;
IF OperandSize = 32
  THEN
    EIP ← Pop();
    CS ← Pop(); (* 32-bit pop, high-order 16 bits discarded *)
    ESP ← ESP + SRC; (* Release parameters from stack *)
  ELSE
    IF OperandSize = 16
      THEN
        EIP ← Pop();
        EIP ← EIP AND 0000FFFFH;
        CS ← Pop(); (* 16-bit pop *)
        ESP ← ESP + SRC; (* Release parameters from stack *)

ELSE (* Operandsize = 64 *)
   RIP ← Pop();
   CS ← Pop(); (* 64-bit pop, high-order 48 bits discarded *)
   ESP ← ESP + SRC; (* Release parameters from stack *)
   FI;
   FI;
IA-32E-MODE-RETURN-OUTER-PRIVILEGE-LEVEL:
IF top (16 + SRC) bytes of stack are not within stack limits (OperandSize = 32)
or top (8 + SRC) bytes of stack are not within stack limits (OperandSize = 16)
   THEN #SS(0); FI;
IF top (16 + SRC) bytes of stack are not in canonical address space (OperandSize = 32)
or top (8 + SRC) bytes of stack are not in canonical address space (OperandSize = 16)
or top (32 + SRC) bytes of stack are not in canonical address space (OperandSize = 64)
   THEN #SS(0); FI;
Read return stack segment selector;
IF stack segment selector is NULL
   THEN
      IF new CS descriptor L-bit = 0
         THEN #GP(selector);
      IF stack segment selector RPL = 3
         THEN #GP(selector);
   FI;
IF return stack segment descriptor is not within descriptor table limits
   THEN #GP(selector); FI;
IF return stack segment descriptor is in non-canonical address space
   THEN #GP(selector); FI;
Read segment descriptor pointed to by return segment selector;
IF stack segment selector RPL ≠ RPL of the return code segment selector
or stack segment is not a writable data segment
or stack segment descriptor DPL ≠ RPL of the return code segment selector
   THEN #GP(selector); FI;
IF stack segment not present
   THEN #SS(StackSegmentSelector); FI;
IF the return instruction pointer is not within the return code segment limit
   THEN #GP(0); FI;
IF the return instruction pointer is not within canonical address space
   THEN #GP(0); FI;
CPL ← ReturnCodeSegmentSelector(RPL);
IF Operandsize = 32
   THEN
      EIP ← Pop();
      CS ← Pop(); (* 32-bit pop, high-order 16 bits discarded, segment descriptor

information also loaded *)

CS(RPL) ← CPL;
ESP ← ESP + SRC; (* Release parameters from called procedure's stack *)
tempESP ← Pop();
tempSS ← Pop(); (* 32-bit pop, high-order 16 bits discarded, segment descriptor information also loaded *)
ESP ← tempESP;
SS ← tempSS;
ELSE
IF OperandSize = 16
THEN
  EIP ← Pop();
  EIP ← EIP AND 0000FFFFH;
  CS ← Pop(); (* 16-bit pop; segment descriptor information also loaded *)
  CS(RPL) ← CPL;
  ESP ← ESP + SRC; (* release parameters from called procedure's stack *)
tempESP ← Pop();
tempSS ← Pop(); (* 16-bit pop; segment descriptor information loaded *)
ESP ← tempESP;
SS ← tempSS;
ELSE (* OperandSize = 64 *)
  RIP ← Pop();
  CS ← Pop(); (* 64-bit pop; high-order 48 bits discarded; segment descriptor information loaded *)
  CS(RPL) ← CPL;
  ESP ← ESP + SRC; (* Release parameters from called procedure's stack *)
tempESP ← Pop();
tempSS ← Pop(); (* 64-bit pop; high-order 48 bits discarded; segment descriptor information also loaded *)
ESP ← tempESP;
SS ← tempSS;
FI;
FI;
FOR each of segment register (ES, FS, GS, and DS)
  DO
    IF segment register points to data or non-conforming code segment and CPL > segment descriptor DPL (* DPL in hidden part of segment register *)
    THEN SegmentSelector ← 0; (* SegmentSelector invalid *)
    FI;
  OD;
For each of ES, FS, GS, and DS
  DO
    IF segment selector index is not within descriptor table limits
    or segment descriptor indicates the segment is not a data or readable code segment
    or if the segment is a data or non-conforming code segment
    and the segment descriptor's DPL < CPL or RPL of code segment's segment selector
    THEN SegmentSelector ← 0; (* SegmentSelector invalid *)
  OD;

ES  ESP + SRC; (* Release parameters from calling procedure's stack *)

Flags Affected
None.

Protected Mode Exceptions

#GP(0) If the return code or stack segment selector NULL.
      If the return instruction pointer is not within the return code
      segment limit

#GP(selector) If the RPL of the return code segment selector is less then the
             CPL.
      If the return code or stack segment selector index is not within
      its descriptor table limits.
      If the return code segment descriptor does not indicate a code
      segment.
      If the return code segment is non-conforming and the segment
      selector’s DPL is not equal to the RPL of the code segment’s
      segment selector
      If the return code segment is conforming and the segment
      selector’s DPL greater than the RPL of the code segment’s
      segment selector
      If the stack segment is not a writable data segment.
      If the stack segment selector RPL is not equal to the RPL of the
      return code segment selector.
      If the stack segment descriptor DPL is not equal to the RPL of
      the return code segment selector.

#SS(0) If the top bytes of stack are not within stack limits.
       If the return stack segment is not present.

#NP(selector) If the return code segment is not present.

#PF(fault-code) If a page fault occurs.

#AC(0) If an unaligned memory access occurs when the CPL is 3 and
       alignment checking is enabled.
Real-Address Mode Exceptions
#GP If the return instruction pointer is not within the return code segment limit
#SS If the top bytes of stack are not within stack limits.

Virtual-8086 Mode Exceptions
#GP(0) If the return instruction pointer is not within the return code segment limit
#SS(0) If the top bytes of stack are not within stack limits.
#PF(fault-code) If a page fault occurs.
#AC(0) If an unaligned memory access occurs when alignment checking is enabled.

Compatibility Mode Exceptions
Same as 64-bit mode exceptions.

64-Bit Mode Exceptions
#GP(0) If the return instruction pointer is non-canonical.
If the return instruction pointer is not within the return code segment limit.
If the stack segment selector is NULL going back to compatibility mode.
If the stack segment selector is NULL going back to CPL3 64-bit mode.
If a NULL stack segment selector RPL is not equal to CPL going back to non-CPL3 64-bit mode.
If the return code segment selector is NULL.
#GP(selector) If the proposed segment descriptor for a code segment does not indicate it is a code segment.
If the proposed new code segment descriptor has both the D-bit and L-bit set.
If the DPL for a nonconforming-code segment is not equal to the RPL of the code segment selector.
If CPL is greater than the RPL of the code segment selector.
If the DPL of a conforming-code segment is greater than the return code segment selector RPL.
If a segment selector index is outside its descriptor table limits.
If a segment descriptor memory address is non-canonical.
If the stack segment is not a writable data segment.
If the stack segment descriptor DPL is not equal to the RPL of the return code segment selector.
If the stack segment selector RPL is not equal to the RPL of the return code segment selector.

#SS(0)  If an attempt to pop a value off the stack violates the SS limit.
If an attempt to pop a value off the stack causes a non-canonical address to be referenced.

#NP(selector)  If the return code or stack segment is not present.
#PF(fault-code)  If a page fault occurs.
#AC(0)  If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
RSM—Resume from System Management Mode

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Non-SMM Mode</th>
<th>SMM Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F AA</td>
<td>RSM</td>
<td>Invalid</td>
<td>Valid</td>
<td>Resume operation of interrupted program.</td>
</tr>
</tbody>
</table>

**Description**

Returns program control from system management mode (SMM) to the application program or operating-system procedure that was interrupted when the processor received an SMM interrupt. The processor’s state is restored from the dump created upon entering SMM. If the processor detects invalid state information during state restoration, it enters the shutdown state. The following invalid information can cause a shutdown:

- Any reserved bit of CR4 is set to 1.
- Any illegal combination of bits in CR0, such as (PG=1 and PE=0) or (NW=1 and CD=0).
- (Intel Pentium and Intel486™ processors only.) The value stored in the state dump base field is not a 32-KByte aligned address.

The contents of the model-specific registers are not affected by a return from SMM.

The SMM state map used by RSM supports resuming processor context for non-64-bit modes and 64-bit mode.


**Operation**

ReturnFromSMM;
IF (IA-32e mode supported)
  THEN
    ProcessorState ← Restore(SMMDump(IA-32e SMM STATE MAP));
  Else
    ProcessorState ← Restore(SMMDump(Non-32-Bit-Mode SMM STATE MAP));
FI

**Flags Affected**

All.
Protected Mode Exceptions
#UD If an attempt is made to execute this instruction when the processor is not in SMM.

Real-Address Mode Exceptions
Same exceptions as in Protected Mode.

Virtual-8086 Mode Exceptions
Same exceptions as in Protected Mode.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
Same exceptions as in Protected Mode.
RSQRTPS—Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 52 /r</td>
<td>RSQRTPS xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Computes the approximate reciprocals of the square roots of the packed single-precision floating-point values in xmm2/m128 and stores the results in xmm1.</td>
</tr>
</tbody>
</table>

Description

Performs a SIMD computation of the approximate reciprocals of the square roots of the four packed single-precision floating-point values in the source operand (second operand) and stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for an illustration of a SIMD single-precision floating-point operation.

The relative error for this approximation is:

\[ |\text{Relative Error}| \leq 1.5 \times 2^{-12} \]

The RSQRTPS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an \( \infty \) of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). When a source value is a negative value (other than \( -0.0 \)), a floating-point indefinite is returned. When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

Operation

\[
\begin{align*}
\text{DEST}[31:0] & \leftarrow \text{APPROXIMATE}(1.0/\sqrt{T}(\text{SRC}[31:0])); \\
\text{DEST}[63:32] & \leftarrow \text{APPROXIMATE}(1.0/\sqrt{T}(\text{SRC}[63:32])); \\
\text{DEST}[95:64] & \leftarrow \text{APPROXIMATE}(1.0/\sqrt{T}(\text{SRC}[95:64])); \\
\text{DEST}[127:96] & \leftarrow \text{APPROXIMATE}(1.0/\sqrt{T}(\text{SRC}[127:96]));
\end{align*}
\]

Intel C/C++ Compiler Intrinsic Equivalent

RSQRTPS _m128 _mm_rsqrt_ps(_m128 a)
SIMD Floating-Point Exceptions
None.

Protected Mode Exceptions
#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0) For an illegal address in the SS segment.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.

Real-Address Mode Exceptions
#GP(0) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#PF(fault-code) For a page fault.
#NM  If CR0.TS[bit 3] = 1.
#UD  If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.
RSQRTSS—Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value

### Description
Computes an approximate reciprocal of the square root of the low single-precision floating-point value in the source operand (second operand) stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1*, for an illustration of a scalar single-precision floating-point operation.

The relative error for this approximation is:

\[
|\text{Relative Error}| \leq 1.5 \times 2^{-12}
\]

The RSQRTSS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an \( \infty \) of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). When a source value is a negative value (other than \(-0.0\)), a floating-point indefinite is returned. When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

### Operation
\[
\text{DEST}[31:0] \leftarrow \text{APPROXIMATE}(1.0/\text{SQRT(SRC}[31:0]));
\]

(* DEST[127:32] unchanged *)

### Intel C/C++ Compiler Intrinsic Equivalent
RSQRTSS __m128 _mm_rsqrt_ss(__m128 a)
SIMD Floating-Point Exceptions

None.

Protected Mode Exceptions

#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
#SS(0) For an illegal address in the SS segment.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

GP(0) If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions

Same exceptions as in Protected Mode.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#UD
If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.

#AC(0)
If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
SAHF—Store AH into Flags

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Comp/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>9E</td>
<td>SAHF</td>
<td>Invalid*</td>
<td>Valid</td>
<td>Loads SF, ZF, AF, PF, and CF from AH into EFLAGS register.</td>
</tr>
</tbody>
</table>

NOTE:
* Valid in specific stepping. See Description section.

Description
Loads the SF, ZF, AF, PF, and CF flags of the EFLAGS register with values from the corresponding bits in the AH register (bits 7, 6, 4, 2, and 0, respectively). Bits 1, 3, and 5 of register AH are ignored; the corresponding reserved bits (1, 3, and 5) in the EFLAGS register remain as shown in the “Operation” section below.

This instruction executes as described above in compatibility mode and legacy mode. It is valid in 64-bit mode only if CPUID.80000001H:ECX.LAHF-SAHF[bit 0] = 1.

Operation
IF IA-64 Mode
  THEN
    IF CPUID.80000000H:ECX[0] = 1;
      THEN
        RFLAGS(SF:ZF:0:AF:0:PF:1:CF) ← AH;
      ELSE
        #UD;
      FI
    ELSE
      EFLAGS(SF:ZF:0:AF:0:PF:1:CF) ← AH;
    FI

Flags Affected
The SF, ZF, AF, PF, and CF flags are loaded with values from the AH register. Bits 1, 3, and 5 of the EFLAGS register are unaffected, with the values remaining 1, 0, and 0, respectively.

Protected Mode Exceptions
None.

Real-Address Mode Exceptions
None.
Virtual-8086 Mode Exceptions
None.

Compatibility Mode Exceptions
None.

64-Bit Mode Exceptions
#UD If CPUID.80000001.ECX[0] = 0.
## SAL/SAR/SHL/SHR—Shift

<table>
<thead>
<tr>
<th>Opcode***</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0 /4</td>
<td>SAL r/m8, 1</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply r/m8 by 2, once.</td>
</tr>
<tr>
<td>REX + D0 /4</td>
<td>SAL r/m8**, 1</td>
<td>Valid</td>
<td>N.E.</td>
<td>Multiply r/m8 by 2, once.</td>
</tr>
<tr>
<td>D2 /4</td>
<td>SAL r/m8, CL</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply r/m8 by 2, CL times.</td>
</tr>
<tr>
<td>REX + D2 /4</td>
<td>SAL r/m8**, CL</td>
<td>Valid</td>
<td>N.E.</td>
<td>Multiply r/m8 by 2, CL times.</td>
</tr>
<tr>
<td>C0 /4 ib</td>
<td>SAL r/m8, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply r/m8 by 2, imm8 times.</td>
</tr>
<tr>
<td>REX + C0 /4 ib</td>
<td>SAL r/m8**, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Multiply r/m8 by 2, imm8 times.</td>
</tr>
<tr>
<td>D1 /4</td>
<td>SAL r/m16, 1</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply r/m16 by 2, once.</td>
</tr>
<tr>
<td>D3 /4</td>
<td>SAL r/m16, CL</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply r/m16 by 2, CL times.</td>
</tr>
<tr>
<td>C1 /4 ib</td>
<td>SAL r/m16, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply r/m16 by 2, imm8 times.</td>
</tr>
<tr>
<td>D1 /4</td>
<td>SAL r/m32, 1</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply r/m32 by 2, once.</td>
</tr>
<tr>
<td>REX.W + D1 /4</td>
<td>SAL r/m64, 1</td>
<td>Valid</td>
<td>N.E.</td>
<td>Multiply r/m64 by 2, once.</td>
</tr>
<tr>
<td>D3 /4</td>
<td>SAL r/m32, CL</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply r/m32 by 2, CL times.</td>
</tr>
<tr>
<td>REX.W + D3 /4</td>
<td>SAL r/m64, CL</td>
<td>Valid</td>
<td>N.E.</td>
<td>Multiply r/m64 by 2, CL times.</td>
</tr>
<tr>
<td>C1 /4 ib</td>
<td>SAL r/m32, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply r/m32 by 2, imm8 times.</td>
</tr>
<tr>
<td>REX.W + C1 /4 ib</td>
<td>SAL r/m64, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Multiply r/m64 by 2, imm8 times.</td>
</tr>
<tr>
<td>D0 /7</td>
<td>SAR r/m8, 1</td>
<td>Valid</td>
<td>Valid</td>
<td>Signed divide* r/m8 by 2, once.</td>
</tr>
<tr>
<td>REX + D0 /7</td>
<td>SAR r/m8**, 1</td>
<td>Valid</td>
<td>N.E.</td>
<td>Signed divide* r/m8 by 2, once.</td>
</tr>
<tr>
<td>D2 /7</td>
<td>SAR r/m8, CL</td>
<td>Valid</td>
<td>Valid</td>
<td>Signed divide* r/m8 by 2, CL times.</td>
</tr>
<tr>
<td>REX + D2 /7</td>
<td>SAR r/m8**, CL</td>
<td>Valid</td>
<td>N.E.</td>
<td>Signed divide* r/m8 by 2, CL times.</td>
</tr>
<tr>
<td>C0 /7 ib</td>
<td>SAR r/m8, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Signed divide* r/m8 by 2, imm8 time.</td>
</tr>
<tr>
<td>REX + C0 /7 ib</td>
<td>SAR r/m8**, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Signed divide* r/m8 by 2, imm8 times.</td>
</tr>
<tr>
<td>D1 /7</td>
<td>SAR r/m16, 1</td>
<td>Valid</td>
<td>Valid</td>
<td>Signed divide* r/m16 by 2, once.</td>
</tr>
</tbody>
</table>
### Opcode Instruction

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Comp/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D3 /7</td>
<td>SAR r/m16, CL</td>
<td>Valid</td>
<td>Valid</td>
<td>Signed divide* r/m16 by 2, CL times.</td>
</tr>
<tr>
<td>C1 /7 ib</td>
<td>SAR r/m16, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Signed divide* r/m16 by 2, imm8 times.</td>
</tr>
<tr>
<td>D1 /7</td>
<td>SAR r/m32, 1</td>
<td>Valid</td>
<td>Valid</td>
<td>Signed divide* r/m32 by 2, once.</td>
</tr>
<tr>
<td>REX.W + D1 /7</td>
<td>SAR r/m64, 1</td>
<td>Valid</td>
<td>N.E.</td>
<td>Signed divide* r/m64 by 2, once.</td>
</tr>
<tr>
<td>D3 /7</td>
<td>SAR r/m32, CL</td>
<td>Valid</td>
<td>Valid</td>
<td>Signed divide* r/m32 by 2, CL times.</td>
</tr>
<tr>
<td>REX.W + D3 /7</td>
<td>SAR r/m64, CL</td>
<td>Valid</td>
<td>N.E.</td>
<td>Signed divide* r/m64 by 2, CL times.</td>
</tr>
<tr>
<td>C1 /7 ib</td>
<td>SAR r/m32, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Signed divide* r/m32 by 2, imm8 times.</td>
</tr>
<tr>
<td>REX.W + C1 /7 ib</td>
<td>SAR r/m64, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Signed divide* r/m64 by 2, imm8 times.</td>
</tr>
<tr>
<td>D0 /4</td>
<td>SHL r/m8, 1</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply r/m8 by 2, once.</td>
</tr>
<tr>
<td>REX + D0 /4</td>
<td>SHL r/m8**, 1</td>
<td>Valid</td>
<td>N.E.</td>
<td>Multiply r/m8 by 2, once.</td>
</tr>
<tr>
<td>D2 /4</td>
<td>SHL r/m8, CL</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply r/m8 by 2, CL times.</td>
</tr>
<tr>
<td>REX + D2 /4</td>
<td>SHL r/m8**, CL</td>
<td>Valid</td>
<td>N.E.</td>
<td>Multiply r/m8 by 2, CL times.</td>
</tr>
<tr>
<td>C0 /4 ib</td>
<td>SHL r/m8, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply r/m8 by 2, imm8 times.</td>
</tr>
<tr>
<td>REX + C0 /4 ib</td>
<td>SHL r/m8**, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Multiply r/m8 by 2, imm8 times.</td>
</tr>
<tr>
<td>D1 /4</td>
<td>SHL r/m16,1</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply r/m16 by 2, once.</td>
</tr>
<tr>
<td>D3 /4</td>
<td>SHL r/m16, CL</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply r/m16 by 2, CL times.</td>
</tr>
<tr>
<td>C1 /4 ib</td>
<td>SHL r/m16, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply r/m16 by 2, imm8 times.</td>
</tr>
<tr>
<td>D1 /4</td>
<td>SHL r/m32,1</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply r/m32 by 2, once.</td>
</tr>
<tr>
<td>REX.W + D1 /4</td>
<td>SHL r/m64,1</td>
<td>Valid</td>
<td>N.E.</td>
<td>Multiply r/m64 by 2, once.</td>
</tr>
<tr>
<td>D3 /4</td>
<td>SHL r/m32, CL</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply r/m32 by 2, CL times.</td>
</tr>
<tr>
<td>REX.W + D3 /4</td>
<td>SHL r/m64, CL</td>
<td>Valid</td>
<td>N.E.</td>
<td>Multiply r/m64 by 2, CL times.</td>
</tr>
<tr>
<td>C1 /4 ib</td>
<td>SHL r/m32, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Multiply r/m32 by 2, imm8 times.</td>
</tr>
<tr>
<td>REX.W + C1 /4 ib</td>
<td>SHL r/m64, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Multiply r/m64 by 2, imm8 times.</td>
</tr>
</tbody>
</table>
### Description

Shifts the bits in the first operand (destination operand) to the left or right by the number of bits specified in the second operand (count operand). Bits shifted beyond the destination operand boundary are first shifted into the CF flag, then discarded. At

### Opcode Table

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0 /5</td>
<td>SHR r/m8,1</td>
<td>Valid</td>
<td>Valid</td>
<td>Unsigned divide r/m8 by 2, once.</td>
</tr>
<tr>
<td>REX + D0 /5</td>
<td>SHR r/m8**, 1</td>
<td>Valid</td>
<td>N.E.</td>
<td>Unsigned divide r/m8 by 2, once.</td>
</tr>
<tr>
<td>D2 /5</td>
<td>SHR r/m8, CL</td>
<td>Valid</td>
<td>Valid</td>
<td>Unsigned divide r/m8 by 2, CL times.</td>
</tr>
<tr>
<td>REX + D2 /5</td>
<td>SHR r/m8**, CL</td>
<td>Valid</td>
<td>N.E.</td>
<td>Unsigned divide r/m8 by 2, CL times.</td>
</tr>
<tr>
<td>C0 /5 ib</td>
<td>SHR r/m8, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Unsigned divide r/m8 by 2, imm8 times.</td>
</tr>
<tr>
<td>REX + C0 /5 ib</td>
<td>SHR r/m8**, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Unsigned divide r/m8 by 2, imm8 times.</td>
</tr>
<tr>
<td>D1 /5</td>
<td>SHR r/m16, 1</td>
<td>Valid</td>
<td>Valid</td>
<td>Unsigned divide r/m16 by 2, once.</td>
</tr>
<tr>
<td>D3 /5</td>
<td>SHR r/m16, CL</td>
<td>Valid</td>
<td>Valid</td>
<td>Unsigned divide r/m16 by 2, CL times.</td>
</tr>
<tr>
<td>C1 /5 ib</td>
<td>SHR r/m16, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Unsigned divide r/m16 by 2, imm8 times.</td>
</tr>
<tr>
<td>D1 /5</td>
<td>SHR r/m32, 1</td>
<td>Valid</td>
<td>Valid</td>
<td>Unsigned divide r/m32 by 2, once.</td>
</tr>
<tr>
<td>REX.W + D1 /5</td>
<td>SHR r/m64, 1</td>
<td>Valid</td>
<td>N.E.</td>
<td>Unsigned divide r/m64 by 2, once.</td>
</tr>
<tr>
<td>D3 /5</td>
<td>SHR r/m32, CL</td>
<td>Valid</td>
<td>Valid</td>
<td>Unsigned divide r/m32 by 2, CL times.</td>
</tr>
<tr>
<td>REX.W + D3 /5</td>
<td>SHR r/m64, CL</td>
<td>Valid</td>
<td>N.E.</td>
<td>Unsigned divide r/m64 by 2, CL times.</td>
</tr>
<tr>
<td>C1 /5 ib</td>
<td>SHR r/m32, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Unsigned divide r/m32 by 2, imm8 times.</td>
</tr>
<tr>
<td>REX.W + C1 /5 ib</td>
<td>SHR r/m64, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Unsigned divide r/m64 by 2, imm8 times.</td>
</tr>
</tbody>
</table>

### NOTES:

* Not the same form of division as IDIV; rounding is toward negative infinity.
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.
* ***See IA-32 Architecture Compatibility section below.***
the end of the shift operation, the CF flag contains the last bit shifted out of the destination operand.

The destination operand can be a register or a memory location. The count operand can be an immediate value or the CL register. The count is masked to 5 bits (or 6 bits if in 64-bit mode and REX.W is used). The count range is limited to 0 to 31 (or 63 if 64-bit mode and REX.W is used). A special opcode encoding is provided for a count of 1.

The shift arithmetic left (SAL) and shift logical left (SHL) instructions perform the same operation; they shift the bits in the destination operand to the left (toward more significant bit locations). For each shift count, the most significant bit of the destination operand is shifted into the CF flag, and the least significant bit is cleared (see Figure 7-7 in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1).

The shift arithmetic right (SAR) and shift logical right (SHR) instructions shift the bits of the destination operand to the right (toward less significant bit locations). For each shift count, the least significant bit of the destination operand is shifted into the CF flag, and the most significant bit is either set or cleared depending on the instruction type. The SHR instruction clears the most significant bit (see Figure 7-8 in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1); the SAR instruction sets or clears the most significant bit to correspond to the sign (most significant bit) of the original value in the destination operand. In effect, the SAR instruction fills the empty bit position’s shifted value with the sign of the unshifted value (see Figure 7-9 in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1).

The SAR and SHR instructions can be used to perform signed or unsigned division, respectively, of the destination operand by powers of 2. For example, using the SAR instruction to shift a signed integer 1 bit to the right divides the value by 2.

Using the SAR instruction to perform a division operation does not produce the same result as the IDIV instruction. The quotient from the IDIV instruction is rounded toward zero, whereas the "quotient" of the SAR instruction is rounded toward negative infinity. This difference is apparent only for negative numbers. For example, when the IDIV instruction is used to divide -9 by 4, the result is -2 with a remainder of -1. If the SAR instruction is used to shift -9 right by two bits, the result is -3 and the "remainder" is +3; however, the SAR instruction stores only the most significant bit of the remainder (in the CF flag).

The OF flag is affected only on 1-bit shifts. For left shifts, the OF flag is set to 0 if the most-significant bit of the result is the same as the CF flag (that is, the top two bits of the original operand were the same); otherwise, it is set to 1. For the SAR instruction, the OF flag is cleared for all 1-bit shifts. For the SHR instruction, the OF flag is set to the most-significant bit of the original operand.

In 64-bit mode, the instruction’s default operation size is 32 bits and the mask width for CL is 5 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to
64-bits and sets the mask width for CL to 6 bits. See the summary chart at the beginning of this section for encoding data and limits.

**IA-32 Architecture Compatibility**

The 8086 does not mask the shift count. However, all other IA-32 processors (starting with the Intel 286 processor) do mask the shift count to 5 bits, resulting in a maximum count of 31. This masking is done in all operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instructions.

**Operation**

IF 64-Bit Mode and using REX.W

THEN

\[\text{countMASK} \leftarrow 3FH;\]

ELSE

\[\text{countMASK} \leftarrow 1FH;\]

FI

\[\text{tempCOUNT} \leftarrow (\text{COUNT AND countMASK});\]

\[\text{tempDEST} \leftarrow \text{DEST};\]

WHILE (tempCOUNT \neq 0)

DO

IF instruction is SAL or SHL

THEN

\[\text{CF} \leftarrow \text{MSB(DEST)};\]

ELSE (* Instruction is SAR or SHR *)

\[\text{CF} \leftarrow \text{LSB(DEST)};\]

FI;

IF instruction is SAL or SHL

THEN

\[\text{DEST} \leftarrow \text{DEST} \times 2;\]

ELSE

IF instruction is SAR

THEN

\[\text{DEST} \leftarrow \text{DEST} / 2 ; (* \text{Signed divide, rounding toward negative infinity *})\]

ELSE (* Instruction is SHR *)

\[\text{DEST} \leftarrow \text{DEST} / 2 ; (* \text{Unsigned divide *})\]

FI;

FI;

\[\text{tempCOUNT} \leftarrow \text{tempCOUNT} - 1;\]

OD;

(* Determine overflow for the various instructions *)

IF (COUNT and countMASK) = 1
THEN
  IF instruction is SAL or SHL
    THEN
      OF ← MSB(DEST) XOR CF;
    ELSE
      IF instruction is SAR
        THEN
          OF ← 0;
        ELSE (* Instruction is SHR *)
          OF ← MSB(tempDEST);
        FI;
    FI;
ELSE IF (COUNT AND countMASK) = 0
  THEN
    All flags unchanged;
  ELSE (* COUNT not 1 or 0 *)
    OF ← undefined;
  FI;
FI;

Flags Affected
The CF flag contains the value of the last bit shifted out of the destination operand; it is undefined for SHL and SHR instructions where the count is greater than or equal to the size (in bits) of the destination operand. The OF flag is affected only for 1-bit shifts (see “Description” above); otherwise, it is undefined. The SF, ZF, and PF flags are set according to the result. If the count is 0, the flags are not affected. For a non-zero count, the AF flag is undefined.

Protected Mode Exceptions
#GP(0) If the destination is located in a non-writable segment.
  If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
  If the DS, ES, FS, or GS register contains a NULL segment selector.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
Real-Address Mode Exceptions
#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
## SBB—Integer Subtraction with Borrow

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1C ib</td>
<td>SBB AL, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract with borrow imm8 from AL.</td>
</tr>
<tr>
<td>1D iw</td>
<td>SBB AX, imm16</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract with borrow imm16 from AX.</td>
</tr>
<tr>
<td>1D id</td>
<td>SBB EAX, imm32</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract with borrow imm32 from EAX.</td>
</tr>
<tr>
<td>REX.W + 1D id</td>
<td>SBB RAX, imm32</td>
<td>Valid</td>
<td>N.E.</td>
<td>Subtract with borrow sign-extended imm32 to 64-bits from RAX.</td>
</tr>
<tr>
<td>80 /3 ib</td>
<td>SBB r/m8, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract with borrow imm8 from r/m8.</td>
</tr>
<tr>
<td>REX + 80 /3 ib</td>
<td>SBB r/m8*, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Subtract with borrow imm8 from r/m8.</td>
</tr>
<tr>
<td>81 /3 iw</td>
<td>SBB r/m16, imm16</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract with borrow imm16 from r/m16.</td>
</tr>
<tr>
<td>81 /3 id</td>
<td>SBB r/m32, imm32</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract with borrow imm32 from r/m32.</td>
</tr>
<tr>
<td>REX.W + 81 /3 id</td>
<td>SBB r/m64, imm32</td>
<td>Valid</td>
<td>N.E.</td>
<td>Subtract with borrow sign-extended imm32 to 64-bits from r/m64.</td>
</tr>
<tr>
<td>83 /3 ib</td>
<td>SBB r/m16, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract with borrow sign-extended imm8 from r/m16.</td>
</tr>
<tr>
<td>83 /3 ib</td>
<td>SBB r/m32, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract with borrow sign-extended imm8 from r/m32.</td>
</tr>
<tr>
<td>REX.W + 83 /3 ib</td>
<td>SBB r/m64, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Subtract with borrow sign-extended imm8 from r/m64.</td>
</tr>
<tr>
<td>18 /r</td>
<td>SBB r/m8, r8</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract with borrow r8 from r/m8.</td>
</tr>
<tr>
<td>REX + 18 /r</td>
<td>SBB r/m8*, r8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Subtract with borrow r8 from r/m8.</td>
</tr>
<tr>
<td>19 /r</td>
<td>SBB r/m16, r16</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract with borrow r16 from r/m16.</td>
</tr>
<tr>
<td>19 /r</td>
<td>SBB r/m32, r32</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract with borrow r32 from r/m32.</td>
</tr>
</tbody>
</table>
Description

Adds the source operand (second operand) and the carry (CF) flag, and subtracts the result from the destination operand (first operand). The result of the subtraction is stored in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, a register, or a memory location. (However, two memory operands cannot be used in one instruction.) The state of the CF flag represents a borrow from a previous subtraction.

When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.

The SBB instruction does not distinguish between signed or unsigned operands. Instead, the processor evaluates the result for both data types and sets the OF and CF flags to indicate a borrow in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.

The SBB instruction is usually executed as part of a multibyte or multiword subtraction in which a SUB instruction is followed by a SBB instruction.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, the instruction’s default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.
Operation
DEST ← (DEST - (SRC + CF));

Flags Affected
The OF, SF, ZF, AF, PF, and CF flags are set according to the result.

Protected Mode Exceptions
#GP(0) If the destination is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code)  If a page fault occurs.
#AC(0)  If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.+
### SCAS/SCASB/SCASW/SCASD—Scan String

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AE</td>
<td>SCAS m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare AL with byte at ES:(E)DI or RDI, then set status flags.¹</td>
</tr>
<tr>
<td>AF</td>
<td>SCAS m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare AX with word at ES:(E)DI or RDI, then set status flags.²</td>
</tr>
<tr>
<td>AF</td>
<td>SCAS m32</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare EAX with doubleword at ES:(E)DI or RDI then set status flags.³</td>
</tr>
<tr>
<td>REX.W + AF</td>
<td>SCAS m64</td>
<td>Valid</td>
<td>N.E.</td>
<td>Compare RAX with quadword at RDI or EDI then set status flags.</td>
</tr>
<tr>
<td>AE</td>
<td>SCASB</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare AL with byte at ES:(E)DI or RDI then set status flags.²</td>
</tr>
<tr>
<td>AF</td>
<td>SCASW</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare AX with word at ES:(E)DI or RDI then set status flags.³</td>
</tr>
<tr>
<td>AF</td>
<td>SCASD</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare EAX with doubleword at ES:(E)DI or RDI then set status flags.³</td>
</tr>
<tr>
<td>REX.W + AF</td>
<td>SCASQ</td>
<td>Valid</td>
<td>N.E.</td>
<td>Compare RAX with quadword at RDI or EDI then set status flags.</td>
</tr>
</tbody>
</table>

**NOTES:**

1. In 64-bit mode, only 64-bit (RDI) and 32-bit (EDI) address sizes are supported. In non-64-bit mode, only 32-bit (EDI) and 16-bit (DI) address sizes are supported.

**Description**

In non-64-bit modes and in default 64-bit mode: this instruction compares a byte, word, doubleword or quadword specified using a memory operand with the value in AL, AX, or EAX. It then sets status flags in EFLAGS recording the results. The memory operand address is read from ES:(E)DI register (depending on the address-size attribute of the instruction and the current operational mode). Note that ES cannot be overridden with a segment override prefix.

At the assembly-code level, two forms of this instruction are allowed. The explicit-operand form and the no-operands form. The explicit-operand form (specified using the SCAS mnemonic) allows a memory operand to be specified explicitly. The memory operand must be a symbol that indicates the size and location of the operand value. The register operand is then automatically selected to match the size of the memory operand (AL register for byte comparisons, AX for word comparisons, EAX for doubleword comparisons). The explicit-operand form is provided to allow documentation. Note that the documentation provided by this form can be misleading. That is, the memory operand symbol must specify the correct type (size) of the operand (byte, word, or doubleword) but it does not have to specify the correct location. The location is always specified by ES:(E)DI.

---

¹ In 64-bit mode, only 64-bit (RDI) and 32-bit (EDI) address sizes are supported. In non-64-bit mode, only 32-bit (EDI) and 16-bit (DI) address sizes are supported.
The no-operands form of the instruction uses a short form of SCAS. Again, ES:(E)DI is assumed to be the memory operand and AL, AX, or EAX is assumed to be the register operand. The size of operands is selected by the mnemonic: SCASB (byte comparison), SCASW (word comparison), or SCASD (doubleword comparison).

After the comparison, the (E)DI register is incremented or decremented automatically according to the setting of the DF flag in the EFLAGS register. If the DF flag is 0, the (E)DI register is incremented; if the DF flag is 1, the (E)DI register is decremented. The register is incremented or decremented by 1 for byte operations, by 2 for word operations, and by 4 for doubleword operations.

SCAS, SCASB, SCASW, SCASD, and SCASQ can be preceded by the REP prefix for block comparisons of ECX bytes, words, doublewords, or quadwords. Often, however, these instructions will be used in a LOOP construct that takes some action based on the setting of status flags. See “REP/REPE/REPZ/REPNZ—Repeat String Operation Prefix” in this chapter for a description of the REP prefix.

In 64-bit mode, the instruction’s default address size is 64-bits, 32-bit address size is supported using the prefix 67H. Using a REX prefix in the form of REX.W promotes operation on doubleword operand to 64 bits. The 64-bit no-operand mnemonic is SCASQ. Address of the memory operand is specified in either RDI or EDI, and AL/AX/EAX/RAX may be used as the register operand. After a comparison, the destination register is incremented or decremented by the current operand size (depending on the value of the DF flag). See the summary chart at the beginning of this section for encoding data and limits.

**Operation**

Non-64-bit Mode:

**IF** (Byte comparison)

**THEN**

\[
\text{temp} \leftarrow \text{AL} - \text{SRC}; \\
\text{SetStatusFlags}(	ext{temp}); \\
\text{IF} \ DF = 0 \\
\quad \text{THEN} \ (E)\text{DI} \leftarrow (E)\text{DI} + 1; \\
\quad \text{ELSE} \ (E)\text{DI} \leftarrow (E)\text{DI} - 1; \text{FI}; \\
\text{ELSE IF} \ (\text{Word comparison}) \\
\text{THEN} \\
\quad \text{temp} \leftarrow \text{AX} - \text{SRC}; \\
\quad \text{SetStatusFlags}(	ext{temp}); \\
\quad \text{IF} \ DF = 0 \\
\quad \quad \text{THEN} \ (E)\text{DI} \leftarrow (E)\text{DI} + 2; \\
\quad \quad \text{ELSE} \ (E)\text{DI} \leftarrow (E)\text{DI} - 2; \text{FI}; \\
\text{FI}; \\
\text{ELSE IF} \ (\text{Doubleword comparison}) \\
\text{THEN}
\]
temp ← EAX – SRC;
SetStatusFlags(temp);
IF DF = 0
    THEN (E)DI ← (E)DI + 4;
    ELSE (E)DI ← (E)DI – 4; FI;
FI;
FI;

64-bit Mode:
IF (Byte comparison)
    THEN
        temp ← AL – SRC;
        SetStatusFlags(temp);
        THEN IF DF = 0
            THEN (R|E)DI ← (R|E)DI + 1;
            ELSE (R|E)DI ← (R|E)DI – 1; FI;
        ELSE IF (Word comparison)
            THEN
                temp ← AX – SRC;
                SetStatusFlags(temp);
                IF DF = 0
                    THEN (R|E)DI ← (R|E)DI + 2;
                    ELSE (R|E)DI ← (R|E)DI – 2; FI;
                FI;
        ELSE IF (Doubleword comparison)
            THEN
                temp ← EAX – SRC;
                SetStatusFlags(temp);
                IF DF = 0
                    THEN (R|E)DI ← (R|E)DI + 4;
                    ELSE (R|E)DI ← (R|E)DI – 4; FI;
                FI;
        ELSE IF (Quadword comparison using REX.W)
            THEN
                temp ← RAX – SRC;
                SetStatusFlags(temp);
                IF DF = 0
                    THEN (R|E)DI ← (R|E)DI + 8;
                    ELSE (R|E)DI ← (R|E)DI – 8; FI;
                FI;
        FI;
Flags Affected
The OF, SF, ZF, AF, PF, and CF flags are set according to the temporary result of the comparison.

Protected Mode Exceptions
#GP(0) If a memory operand effective address is outside the limit of the ES segment.
      If the ES register contains a NULL segment selector.
      If an illegal memory operand effective address in the ES segment is given.

#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
## SETcc—Set Byte on Condition

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 97</td>
<td>SETA r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if above (CF=0 and ZF=0).</td>
</tr>
<tr>
<td>REX + 0F 97</td>
<td>SETA r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if above (CF=0 and ZF=0).</td>
</tr>
<tr>
<td>0F 93</td>
<td>SETAE r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if above or equal (CF=0).</td>
</tr>
<tr>
<td>REX + 0F 93</td>
<td>SETAE r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if above or equal (CF=0).</td>
</tr>
<tr>
<td>0F 92</td>
<td>SETB r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if below (CF=1).</td>
</tr>
<tr>
<td>REX + 0F 92</td>
<td>SETB r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if below (CF=1).</td>
</tr>
<tr>
<td>0F 96</td>
<td>SETBE r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if below or equal (CF=1 or ZF=1).</td>
</tr>
<tr>
<td>REX + 0F 96</td>
<td>SETBE r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if below or equal (CF=1 or ZF=1).</td>
</tr>
<tr>
<td>0F 92</td>
<td>SETC r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if carry (CF=1).</td>
</tr>
<tr>
<td>REX + 0F 92</td>
<td>SETC r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if carry (CF=1).</td>
</tr>
<tr>
<td>0F 94</td>
<td>SETE r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if equal (ZF=1).</td>
</tr>
<tr>
<td>REX + 0F 94</td>
<td>SETE r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if equal (ZF=1).</td>
</tr>
<tr>
<td>0F 9F</td>
<td>SETG r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if greater (ZF=0 and SF=OF).</td>
</tr>
<tr>
<td>REX + 0F 9F</td>
<td>SETG r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if greater (ZF=0 and SF=OF).</td>
</tr>
<tr>
<td>0F 9D</td>
<td>SETGE r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if greater or equal (SF=OF).</td>
</tr>
<tr>
<td>REX + 0F 9D</td>
<td>SETGE r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if greater or equal (SF=OF).</td>
</tr>
<tr>
<td>0F 9C</td>
<td>SETL r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if less (SF≠ OF).</td>
</tr>
<tr>
<td>REX + 0F 9C</td>
<td>SETL r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if less (SF≠ OF).</td>
</tr>
<tr>
<td>0F 9E</td>
<td>SETLE r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if less or equal (ZF=1 or SF≠ OF).</td>
</tr>
<tr>
<td>REX + 0F 9E</td>
<td>SETLE r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if less or equal (ZF=1 or SF≠ OF).</td>
</tr>
<tr>
<td>0F 9E</td>
<td>SETNA r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if not above (CF=1 or ZF=1).</td>
</tr>
<tr>
<td>REX + 0F 9E</td>
<td>SETNA r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if not above (CF=1 or ZF=1).</td>
</tr>
<tr>
<td>0F 92</td>
<td>SETNAE r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if not above or equal (CF=1).</td>
</tr>
<tr>
<td>Opcode</td>
<td>Instruction</td>
<td>64-Bit Mode</td>
<td>Compat/ Leg Mode</td>
<td>Description</td>
</tr>
<tr>
<td>---------</td>
<td>-------------</td>
<td>-------------</td>
<td>------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>REX + OF 92</td>
<td>SETNAE r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if not above or equal (CF=1).</td>
</tr>
<tr>
<td>OF 93</td>
<td>SETNB r/m8*</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if not below (CF=0).</td>
</tr>
<tr>
<td>REX + OF 93</td>
<td>SETNB r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if not below (CF=0).</td>
</tr>
<tr>
<td>OF 97</td>
<td>SETNBE r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if not below or equal (CF=0 and ZF=0).</td>
</tr>
<tr>
<td>REX + OF 97</td>
<td>SETNBE r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if not below or equal (CF=0 and ZF=0).</td>
</tr>
<tr>
<td>OF 93</td>
<td>SETNC r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if not carry (CF=0).</td>
</tr>
<tr>
<td>REX + OF 93</td>
<td>SETNC r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if not carry (CF=0).</td>
</tr>
<tr>
<td>OF 95</td>
<td>SETNE r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if not equal (ZF=0).</td>
</tr>
<tr>
<td>REX + OF 95</td>
<td>SETNE r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if not equal (ZF=0).</td>
</tr>
<tr>
<td>OF 9E</td>
<td>SETNG r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if not greater (ZF=1 or SF ≠ OF).</td>
</tr>
<tr>
<td>REX + OF 9E</td>
<td>SETNG r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if not greater (ZF=1 or SF ≠ OF).</td>
</tr>
<tr>
<td>OF 9C</td>
<td>SETNGE r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if not greater or equal (SF ≠ OF).</td>
</tr>
<tr>
<td>REX + OF 9C</td>
<td>SETNGE r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if not greater or equal (SF ≠ OF).</td>
</tr>
<tr>
<td>OF 9D</td>
<td>SETNL r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if not less (SF=OF).</td>
</tr>
<tr>
<td>REX + OF 9D</td>
<td>SETNL r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if not less (SF=OF).</td>
</tr>
<tr>
<td>OF 9F</td>
<td>SETNLE r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if not less or equal (ZF=0 and SF=OF).</td>
</tr>
<tr>
<td>REX + OF 9F</td>
<td>SETNLE r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if not less or equal (ZF=0 and SF=OF).</td>
</tr>
<tr>
<td>OF 91</td>
<td>SETNO r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if not overflow (OF=0).</td>
</tr>
<tr>
<td>REX + OF 91</td>
<td>SETNO r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if not overflow (OF=0).</td>
</tr>
<tr>
<td>OF 9B</td>
<td>SETNP r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if not parity (PF=0).</td>
</tr>
<tr>
<td>REX + OF 9B</td>
<td>SETNP r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if not parity (PF=0).</td>
</tr>
<tr>
<td>OF 99</td>
<td>SETNS r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if not sign (SF=0).</td>
</tr>
<tr>
<td>REX + OF 99</td>
<td>SETNS r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if not sign (SF=0).</td>
</tr>
<tr>
<td>OF 95</td>
<td>SETNZ r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if not zero (ZF=0).</td>
</tr>
<tr>
<td>REX + OF 95</td>
<td>SETNZ r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if not zero (ZF=0).</td>
</tr>
<tr>
<td>OF 90</td>
<td>SETO r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if overflow (OF=1).</td>
</tr>
<tr>
<td>REX + OF 90</td>
<td>SETO r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if overflow (OF=1).</td>
</tr>
<tr>
<td>OF 9A</td>
<td>SETP r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if parity (PF=1).</td>
</tr>
<tr>
<td>REX + OF 9A</td>
<td>SETP r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if parity (PF=1).</td>
</tr>
<tr>
<td>OF 9A</td>
<td>SETPE r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if parity even (PF=1).</td>
</tr>
</tbody>
</table>
INSTRUCTION SET REFERENCE, N-Z

Description

Sets the destination operand to 0 or 1 depending on the settings of the status flags (CF, SF, OF, ZF, and PF) in the EFLAGS register. The destination operand points to a byte register or a byte in memory. The condition code suffix (cc) indicates the condition being tested for.

The terms “above” and “below” are associated with the CF flag and refer to the relationship between two unsigned integer values. The terms “greater” and “less” are associated with the SF and OF flags and refer to the relationship between two signed integer values.

Many of the SETcc instruction opcodes have alternate mnemonics. For example, SETG (set byte if greater) and SETNL (set if not less or equal) have the same opcode and test for the same condition: ZF equals 0 and SF equals OF. These alternate mnemonics are provided to make code more intelligible. Appendix B, “EFLAGS Condition Codes,” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume I, shows the alternate mnemonics for various test conditions.

Some languages represent a logical one as an integer with all bits set. This representation can be obtained by choosing the logically opposite condition for the SETcc instruction, then decrementing the result. For example, to test for overflow, use the SETNO instruction, then decrement the result.

In IA-64 mode, the operand size is fixed at 8 bits. Use of REX prefix enable uniform addressing to additional byte registers. Otherwise, this instruction’s operation is the same as in legacy mode and compatibility mode.

Operation

IF condition
   THEN DEST ← 1;
   ELSE DEST ← 0;
FI;

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>REX + 0F 9A</td>
<td>SETPE r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if parity even (PF=1).</td>
</tr>
<tr>
<td>0F 9B</td>
<td>SETPO r/m8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if parity odd (PF=0).</td>
</tr>
<tr>
<td>REX + 0F 9B</td>
<td>SETPO r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if parity odd (PF=0).</td>
</tr>
<tr>
<td>0F 98</td>
<td>SETS r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if sign (SF=1).</td>
</tr>
<tr>
<td>REX + 0F 98</td>
<td>SETS r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if sign (SF=1).</td>
</tr>
<tr>
<td>0F 94</td>
<td>SETZ r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Set byte if zero (ZF=1).</td>
</tr>
<tr>
<td>REX + 0F 94</td>
<td>SETZ r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Set byte if zero (ZF=1).</td>
</tr>
</tbody>
</table>

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.
Flags Affected
None.

Protected Mode Exceptions
#GP(0) If the destination is located in a non-writable segment.
   If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
   If the DS, ES, FS, or GS register contains a NULL segment selector.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.

Real-Address Mode Exceptions
#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code) If a page fault occurs.
SFENCE—Store Fence

**Description**

Performs a serializing operation on all store-to-memory instructions that were issued prior the SFENCE instruction. This serializing operation guarantees that every store instruction that precedes in program order the SFENCE instruction is globally visible before any store instruction that follows the SFENCE instruction is globally visible. The SFENCE instruction is ordered with respect to store instructions, other SFENCE instructions, any MFENCE instructions, and any serializing instructions (such as the CPUID instruction). It is not ordered with respect to load instructions or the LFENCE instruction.

Weakly ordered memory types can be used to achieve higher processor performance through such techniques as out-of-order issue, write-combining, and write-collapsing. The degree to which a consumer of data recognizes or knows that the data is weakly ordered varies among applications and may be unknown to the producer of this data. The SFENCE instruction provides a performance-efficient way of insuring store ordering between routines that produce weakly-ordered results and routines that consume this data.

This instruction’s operation is the same in non-64-bit modes and 64-bit mode.

**Operation**

`Wait_On_Following_Stores_Until(preceding_stores_globally_visible);`

**Intel C/C++ Compiler Intrinsic Equivalent**

`void_mm_sfence(void)`

**Exceptions (All Operating Modes)**

None.
SGDT—Store Global Descriptor Table Register

<table>
<thead>
<tr>
<th>Opcode*</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 01 /0</td>
<td>SGDT m</td>
<td>Valid</td>
<td>Valid</td>
<td>Store GDTR to m.</td>
</tr>
</tbody>
</table>

NOTES:
* See IA-32 Architecture Compatibility section below.

Description
Stores the content of the global descriptor table register (GDTR) in the destination operand. The destination operand specifies a memory location.

In legacy or compatibility mode, the destination operand is a 6-byte memory location. If the operand-size attribute is 16 bits, the limit is stored in the low 2 bytes and the 24-bit base address is stored in bytes 3-5, and byte 6 is zero-filled. If the operand-size attribute is 32 bits, the 16-bit limit field of the register is stored in the low 2 bytes of the memory location and the 32-bit base address is stored in the high 4 bytes.

In IA-32e mode, the operand size is fixed at 8+2 bytes. The instruction stores an 8-byte base and a 2-byte limit.

SGDT is useful only by operating-system software. However, it can be used in application programs without causing an exception to be generated. See "LGDT/LIDT—Load Global/Interrupt Descriptor Table Register" in Chapter 3, Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A, for information on loading the GDTR and IDTR.

IA-32 Architecture Compatibility
The 16-bit form of the SGDT is compatible with the Intel 286 processor if the upper 8 bits are not referenced. The Intel 286 processor fills these bits with 1s; the Pentium 4, Intel Xeon, P6 processor family, Pentium, Intel486, and Intel386™ processors fill these bits with 0s.

Operation
IF instruction is SGDT
   IF OperandSize = 16
       THEN
           DEST[0:15] ← GDTR(Limit);
           DEST[16:39] ← GDTR(Base); (* 24 bits of base address stored *)
           DEST[40:47] ← 0;
   ELSE IF (32-bit Operand Size)
           DEST[0:15] ← GDTR(Limit);
DEST[16:47] ← GDTR(Base); (* Full 32-bit base address stored *)
FI;
ELSE (* 64-bit Operand Size *)
   DEST[0:15] ← GDTR(Limit);
   DEST[16:79] ← GDTR(Base); (* Full 64-bit base address stored *)
FI;
FI;

Flags Affected
None.

Protected Mode Exceptions
#UD If the destination operand is a register.
#GP(0) If the destination is located in a non-writable segment.
   If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
   If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#UD If the destination operand is a register.
#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions
#UD If the destination operand is a register.
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#UD If the destination operand is a register.
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
**SHLD—Double Precision Shift Left**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F A4</td>
<td>SHLD r/m16, r16, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift r/m16 to left imm8 places while shifting bits from r16 in from the right.</td>
</tr>
<tr>
<td>0F A5</td>
<td>SHLD r/m16, r16, CL</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift r/m16 to left CL places while shifting bits from r16 in from the right.</td>
</tr>
<tr>
<td>0F A4</td>
<td>SHLD r/m32, r32, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift r/m32 to left imm8 places while shifting bits from r32 in from the right.</td>
</tr>
<tr>
<td>REX.W + 0F A4</td>
<td>SHLD r/m64, r64, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Shift r/m64 to left imm8 places while shifting bits from r64 in from the right.</td>
</tr>
<tr>
<td>0F A5</td>
<td>SHLD r/m32, r32, CL</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift r/m32 to left CL places while shifting bits from r32 in from the right.</td>
</tr>
<tr>
<td>REX.W + 0F A5</td>
<td>SHLD r/m64, r64, CL</td>
<td>Valid</td>
<td>N.E.</td>
<td>Shift r/m64 to left CL places while shifting bits from r64 in from the right.</td>
</tr>
</tbody>
</table>

**Description**

The SHLD instruction is used for multi-precision shifts of 64 bits or more.

The instruction shifts the first operand (destination operand) to the left the number of bits specified by the third operand (count operand). The second operand (source operand) provides bits to shift in from the right (starting with bit 0 of the destination operand).

The destination operand can be a register or a memory location; the source operand is a register. The count operand is an unsigned integer that can be stored in an immediate byte or in the CL register. If the count operand is CL, the shift count is the logical AND of CL and a count mask. In non-64-bit modes and default 64-bit mode; only bits 0 through 4 of the count are used. This masks the count to a value between 0 and 31. If a count is greater than the operand size, the result is undefined.

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. If the count operand is 0, flags are not affected.

In 64-bit mode, the instruction’s default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits (upgrading the count mask to 6 bits). See the summary chart at the beginning of this section for encoding data and limits.
Operation

IF (In 64-Bit Mode and REX.W = 1)
    THEN COUNT ← COUNT MOD 64;
    ELSE COUNT ← COUNT MOD 32;
FI
SIZE ← OperandSize;
IF COUNT = 0
    THEN
        No operation;
    ELSE
        IF COUNT > SIZE
            THEN (* Bad parameters *)
                DEST is undefined;
                CF, OF, SF, ZF, AF, PF are undefined;
            ELSE (* Perform the shift *)
                CF ← BIT[DEST, SIZE – COUNT];
                (* Last bit shifted out on exit *)
                FOR i ← SIZE – 1 DOWN TO COUNT
                    DO
                        Bit(DEST, i) ← Bit(DEST, i – COUNT);
                    OD;
                FOR i ← COUNT – 1 DOWN TO 0
                    DO
                        BIT[DEST, i] ← BIT[SRC, i – COUNT + SIZE];
                    OD;
            FI;
        FI;
    FI;

Flags Affected

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand and the SF, ZF, and PF flags are set according to the value of the result. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. For shifts greater than 1 bit, the OF flag is undefined. If a shift occurs, the AF flag is undefined. If the count operand is 0, the flags are not affected. If the count is greater than the operand size, the flags are undefined.

Protected Mode Exceptions

#GP(0) If the destination is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
INSTRUCTION SET REFERENCE, N-Z

#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions

Same exceptions as in Protected Mode.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
SHRD—Double Precision Shift Right

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F AC</td>
<td>SHRD r/m16, r16, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift r/m16 to right imm8 places while shifting bits from r16 in from the left.</td>
</tr>
<tr>
<td>0F AD</td>
<td>SHRD r/m16, r16, CL</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift r/m16 to right CL places while shifting bits from r16 in from the left.</td>
</tr>
<tr>
<td>0F AC</td>
<td>SHRD r/m32, r32, mm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift r/m32 to right imm8 places while shifting bits from r32 in from the left.</td>
</tr>
<tr>
<td>REX.W + OF AC</td>
<td>SHRD r/m64, r64, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Shift r/m64 to right imm8 places while shifting bits from r64 in from the left.</td>
</tr>
<tr>
<td>0F AD</td>
<td>SHRD r/m32, r32, CL</td>
<td>Valid</td>
<td>Valid</td>
<td>Shift r/m32 to right CL places while shifting bits from r32 in from the left.</td>
</tr>
<tr>
<td>REX.W + OF AD</td>
<td>SHRD r/m64, r64, CL</td>
<td>Valid</td>
<td>N.E.</td>
<td>Shift r/m64 to right CL places while shifting bits from r64 in from the left.</td>
</tr>
</tbody>
</table>

Description

The SHRD instruction is useful for multi-precision shifts of 64 bits or more.

The instruction shifts the first operand (destination operand) to the right the number of bits specified by the third operand (count operand). The second operand (source operand) provides bits to shift in from the left (starting with the most significant bit of the destination operand).

The destination operand can be a register or a memory location; the source operand is a register. The count operand is an unsigned integer that can be stored in an immediate byte or the CL register. If the count operand is CL, the shift count is the logical AND of CL and a count mask. In non-64-bit modes and default 64-bit mode, the width of the count mask is 5 bits. Only bits 0 through 4 of the count register are used (masking the count to a value between 0 and 31). If the count is greater than the operand size, the result is undefined.

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. If the count operand is 0, flags are not affected.

In 64-bit mode, the instruction’s default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits (upgrading the count mask.
to 6 bits). See the summary chart at the beginning of this section for encoding data and limits.

**Operation**

IF (In 64-Bit Mode and REX.W = 1)
    THEN COUNT ← COUNT MOD 64;
    ELSE COUNT ← COUNT MOD 32;
FI
SIZE ← OperandSize;
IF COUNT = 0
    THEN
        No operation;
    ELSE
        IF COUNT > SIZE
            THEN (* Bad parameters *)
                DEST is undefined;
                CF, OF, SF, ZF, AF, PF are undefined;
            ELSE (* Perform the shift *)
                CF ← BIT[DEST, COUNT – 1]; (* Last bit shifted out on exit *)
                FOR i ← 0 TO SIZE – 1 – COUNT
                    DO
                        BIT[DEST, i] ← BIT[DEST, i + COUNT];
                    OD;
                FOR i ← SIZE – COUNT TO SIZE – 1
                    DO
                        BIT[DEST, i] ← BIT[SRC, i + COUNT – SIZE];
                    OD;
            FI;
        FI;

**Flags Affected**

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand and the SF, ZF, and PF flags are set according to the value of the result. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. For shifts greater than 1 bit, the OF flag is undefined. If a shift occurs, the AF flag is undefined. If the count operand is 0, the flags are not affected. If the count is greater than the operand size, the flags are undefined.

**Protected Mode Exceptions**

#GP(0) If the destination is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

**Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS segment limit.

**Virtual-8086 Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

**Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

**64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
SHUFPD—Shuffle Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/LEG Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F C6</td>
<td>SHUFPD xmm1, xmm2/m128, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shuffle packed double-precision floating-point values selected by imm8 from xmm1 and xmm2/m128 to xmm1.</td>
</tr>
</tbody>
</table>

**Description**

Moves either of the two packed double-precision floating-point values from destination operand (first operand) into the low quadword of the destination operand; moves either of the two packed double-precision floating-point values from the source operand into to the high quadword of the destination operand (see Figure 4-13). The select operand (third operand) determines which values are moved to the destination operand.

![Figure 4-13. SHUFPD Shuffle Operation](image)

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The select operand is an 8-bit immediate: bit 0 selects which value is moved from the destination operand to the result (where 0 selects the low quadword and 1 selects the high quadword) and bit 1 selects which value is moved from the source operand to the result. Bits 2 through 7 of the select operand are reserved and must be set to 0.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Operation

IF SELECT[0] = 0
    THEN DEST[63:0] ← DEST[63:0];
    ELSE DEST[63:0] ← DEST[127:64]; FI;

IF SELECT[1] = 0
    THEN DEST[127:64] ← SRC[63:0];
    ELSE DEST[127:64] ← SRC[127:64]; FI;

Intel C/C++ Compiler Intrinsic Equivalent

SHUFDPD  __m128d __mm_shuffle_pd(__m128d a, __m128d b, unsigned int imm8)

SIMD Floating-Point Exceptions

None.

Protected Mode Exceptions

#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

#SS(0) For an illegal address in the SS segment.

#PF(fault-code) For a page fault.

#NM If CR0.TS[bit 3] = 1.

#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.

Real-Address Mode Exceptions

#GP(0) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside the effective address space from 0 to FFFFH.

#NM If CR0.TS[bit 3] = 1.

#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.

**Compatibility Mode Exceptions**
Same exceptions as in Protected Mode.

**64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
    If the memory address is in a non-canonical form.

#PF(fault-code) For a page fault.

#NM If CR0.TS[bit 3] = 1.

#UD If CR0.EM[bit 2] = 1.
    If CR4.OSFXSR[bit 9] = 0.
    If CPUID.01H:EDX.SSE2[bit 26] = 0.
SHUFPS—Shuffle Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F C6 /r ib</td>
<td>SHUFPS xmm1, xmm2/m128, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Shuffle packed single-precision floating-point values selected by imm8 from xmm1 and xmm1/m128 to xmm1.</td>
</tr>
</tbody>
</table>

**Description**

Moves two of the four packed single-precision floating-point values from the destination operand (first operand) into the low quadword of the destination operand; moves two of the four packed single-precision floating-point values from the source operand (second operand) into to the high quadword of the destination operand (see Figure 4-14). The select operand (third operand) determines which values are moved to the destination operand.

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The select operand is an 8-bit immediate: bits 0 and 1 select the value to be moved from the destination operand to the low doubleword of the result, bits 2 and 3 select the value to be moved from the destination operand to the second doubleword of the result, bits 4 and 5 select the value to be moved from the source operand to the third doubleword of the result, and bits 6 and 7 select the value to be moved from the source operand to the high doubleword of the result.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
INSTRUCTION SET REFERENCE, N-Z

Operation

CASE (SELECT[1:0]) OF
  0: DEST[31:0] ← DEST[31:0];
  1: DEST[31:0] ← DEST[63:32];
  2: DEST[31:0] ← DEST[95:64];
  3: DEST[31:0] ← DEST[127:96];
ESAC;

CASE (SELECT[3:2]) OF
  0: DEST[63:32] ← DEST[31:0];
  1: DEST[63:32] ← DEST[63:32];
  2: DEST[63:32] ← DEST[95:64];
ESAC;

CASE (SELECT[5:4]) OF
  0: DEST[95:64] ← SRC[31:0];
  1: DEST[95:64] ← SRC[63:32];
  2: DEST[95:64] ← SRC[95:64];
  3: DEST[95:64] ← SRC[127:96];
ESAC;

CASE (SELECT[7:6]) OF
  0: DEST[127:96] ← SRC[31:0];
  1: DEST[127:96] ← SRC[63:32];
  2: DEST[127:96] ← SRC[95:64];
  3: DEST[127:96] ← SRC[127:96];
ESAC;

Intel C/C++ Compiler Intrinsic Equivalent

SHUFPS __m128 _mm_shuffle_ps(__m128 a, __m128 b, unsigned int imm8)

SIMD Floating-Point Exceptions

None.

Protected Mode Exceptions

#GP(0) For an illegal memory operand effective address in the CS, DS,
  ES, FS or GS segments.
  If a memory operand is not aligned on a 16-byte boundary,
  regardless of segment.

#SS(0) For an illegal address in the SS segment.

#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.

Real-Address Mode Exceptions

#GP(0) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.

Compatibility Mode Exceptions

Same exceptions as in Protected Mode.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If memory operand is not aligned on a 16-byte boundary, regardless of segment.
If the memory address is in a non-canonical form.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.
SIDT—Store Interrupt Descriptor Table Register

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 01</td>
<td>SIDT m</td>
<td>Valid</td>
<td>Valid</td>
<td>Store IDTR to m.</td>
</tr>
</tbody>
</table>

Description

Stores the content the interrupt descriptor table register (IDTR) in the destination operand. The destination operand specifies a 6-byte memory location.

In non-64-bit modes, if the operand-size attribute is 32 bits, the 16-bit limit field of the register is stored in the low 2 bytes of the memory location and the 32-bit base address is stored in the high 4 bytes. If the operand-size attribute is 16 bits, the limit is stored in the low 2 bytes and the 24-bit base address is stored in the third, fourth, and fifth byte, with the sixth byte filled with 0s.

In 64-bit mode, the operand size fixed at 8+2 bytes. The instruction stores 8-byte base and 2-byte limit values.

SIDT is only useful in operating-system software; however, it can be used in application programs without causing an exception to be generated. See “LGDT/LIDT—Load Global/Interrupt Descriptor Table Register” in Chapter 3, Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A, for information on loading the GDTR and IDTR.

IA-32 Architecture Compatibility

The 16-bit form of SIDT is compatible with the Intel 286 processor if the upper 8 bits are not referenced. The Intel 286 processor fills these bits with 1s; the Pentium 4, Intel Xeon, P6 processor family, Pentium, Intel486, and Intel386 processors fill these bits with 0s.

Operation

IF instruction is SIDT
  THEN
    IF OperandSize = 16
      THEN
        DEST[0:15] ← IDTR(Limit);
        DEST[16:39] ← IDTR(Base); (* 24 bits of base address stored; *)
        DEST[40:47] ← 0;
      ELSE IF (32-bit Operand Size)
        DEST[0:15] ← IDTR(Limit);
        DEST[16:47] ← IDTR(Base); Fp; (* Full 32-bit base address stored *)
      ELSE (* 64-bit Operand Size *)
DEST[0:15] ← IDTR(Limit);
DEST[16:79] ← IDTR(Base); (* Full 64-bit base address stored *)

FI;
FI;

**Flags Affected**

None.

**Protected Mode Exceptions**

- **#GP(0)** If the destination is located in a non-writable segment.
- If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
- **#SS(0)** If a memory operand effective address is outside the SS segment limit.
- **#PF(fault-code)** If a page fault occurs.
- **#AC(0)** If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

**Real-Address Mode Exceptions**

- **#GP** If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- **#SS** If a memory operand effective address is outside the SS segment limit.

**Virtual-8086 Mode Exceptions**

- **#GP(0)** If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
- **#SS(0)** If a memory operand effective address is outside the SS segment limit.
- **#PF(fault-code)** If a page fault occurs.
- **#AC(0)** If alignment checking is enabled and an unaligned memory reference is made.

**Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

**64-Bit Mode Exceptions**

- **#SS(0)** If a memory address referencing the SS segment is in a non-canonical form.
INSTRUCTION SET REFERENCE, N-Z

#UD If the destination operand is a register.
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
**SLDT—Store Local Descriptor Table Register**

Description
Stores the segment selector from the local descriptor table register (LDTR) in the destination operand. The destination operand can be a general-purpose register or a memory location. The segment selector stored with this instruction points to the segment descriptor (located in the GDT) for the current LDT. This instruction can only be executed in protected mode.

Outside IA-32e mode, when the destination operand is a 32-bit register, the 16-bit segment selector is copied into the low-order 16 bits of the register. The high-order 16 bits of the register are cleared for the Pentium 4, Intel Xeon, and P6 family processors. They are undefined for Pentium, Intel486, and Intel386 processors. When the destination operand is a memory location, the segment selector is written to memory as a 16-bit quantity, regardless of the operand size.

In compatibility mode, when the destination operand is a 32-bit register, the 16-bit segment selector is copied into the low-order 16 bits of the register. The high-order 16 bits of the register are cleared. When the destination operand is a memory location, the segment selector is written to memory as a 16-bit quantity, regardless of the operand size.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). The behavior of SLDT with a 64-bit register is to zero-extend the 16-bit selector and store it in the register. If the destination is memory and operand size is 64, SLDT will write the 16-bit selector to memory as a 16-bit quantity, regardless of the operand size.

Operation

\[
\text{DEST} \leftarrow \text{LDTR(SegmentSelector)};
\]

Flags Affected

None.

Protected Mode Exceptions

\#GP(0) If the destination is located in a non-writable segment.
INSTRUCTION SET REFERENCE, N-Z

If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.

#SS(0)  If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)  If a page fault occurs.
#AC(0)  If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#UD  The SLDT instruction is not recognized in real-address mode.

Virtual-8086 Mode Exceptions
#UD  The SLDT instruction is not recognized in virtual-8086 mode.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0)  If a memory address referencing the SS segment is in a non-canonical form.
#GP(0)  If the memory address is in a non-canonical form.
#PF(fault-code)  If a page fault occurs.
#AC(0)  If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
**SMSW—Store Machine Status Word**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 01 /4</td>
<td>SMSW r/m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Store machine status word to r/m16.</td>
</tr>
<tr>
<td>0F 01 /4</td>
<td>SMSW r32/m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Store machine status word in low-order 16 bits of r32/m16; high-order 16 bits of r32 are undefined.</td>
</tr>
<tr>
<td>REX.W + 0F 01 /4</td>
<td>SMSW r64/m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Store machine status word in low-order 16 bits of r64/m16; high-order 16 bits of r32 are undefined.</td>
</tr>
</tbody>
</table>

**Description**

Stores the machine status word (bits 0 through 15 of control register CR0) into the destination operand. The destination operand can be a general-purpose register or a memory location.

In non-64-bit modes, when the destination operand is a 32-bit register, the low-order 16 bits of register CR0 are copied into the low-order 16 bits of the register and the high-order 16 bits are undefined. When the destination operand is a memory location, the low-order 16 bits of register CR0 are written to memory as a 16-bit quantity, regardless of the operand size.

In 64-bit mode, the behavior of the SMSW instruction is defined by the following examples:

- SMSW r16 operand size 16, store CR0[15:0] in r16
- SMSW r32 operand size 32, zero-extend CR0[31:0], and store in r32
- SMSW r64 operand size 64, zero-extend CR0[63:0], and store in r64
- SMSW m16 operand size 16, store CR0[15:0] in m16
- SMSW m16 operand size 32, store CR0[15:0] in m16 (not m32)
- SMSW m16 operands size 64, store CR0[15:0] in m16 (not m64)

SMSW is only useful in operating-system software. However, it is not a privileged instruction and can be used in application programs. The is provided for compatibility with the Intel 286 processor. Programs and procedures intended to run on the Pentium 4, Intel Xeon, P6 family, Pentium, Intel486, and Intel386 processors should use the MOV (control registers) instruction to load the machine status word.

See “Changes to Instruction Behavior in VMX Non-Root Operation” in Chapter 21 of the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B*, for more information about the behavior of this instruction in VMX non-root operation.
INSTRUCTION SET REFERENCE, N-Z

Operation

DEST ← CR0[15:0];
(* Machine status word *)

Flags Affected

None.

Protected Mode Exceptions

#GP(0)  If the destination is located in a non-writable segment.
        If a memory operand effective address is outside the CS, DS,
        ES, FS, or GS segment limit.
        If the DS, ES, FS, or GS register is used to access memory and it
        contains a NULL segment selector.
#SS(0)  If a memory operand effective address is outside the SS
        segment limit.
#PF(fault-code)  If a page fault occurs.
#AC(0)  If alignment checking is enabled and an unaligned memory
        reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP  If a memory operand effective address is outside the CS, DS,
     ES, FS, or GS segment limit.
#SS(0)  If a memory operand effective address is outside the SS
        segment limit.

Virtual-8086 Mode Exceptions

#GP(0)  If a memory operand effective address is outside the CS, DS,
        ES, FS, or GS segment limit.
#SS(0)  If a memory operand effective address is outside the SS
        segment limit.
#PF(fault-code)  If a page fault occurs.
#AC(0)  If alignment checking is enabled and an unaligned memory
        reference is made.

Compatibility Mode Exceptions

Same exceptions as in Protected Mode.
64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
INSTRUCTION SET REFERENCE, N-Z

SQRTPD—Compute Square Roots of Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 51</td>
<td>SQRTPD xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Computes square roots of the packed double-precision floating-point values in xmm2/m128 and stores the results in xmm1.</td>
</tr>
</tbody>
</table>

Description

Performs a SIMD computation of the square roots of the two packed double-precision floating-point values in the source operand (second operand) stores the packed double-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 11-3 in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for an illustration of a SIMD double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

Operation

DEST[63:0] ← SQRT(SRC[63:0]);
DEST[127:64] ← SQRT(SRC[127:64]);

Intel C/C++ Compiler Intrinsic Equivalent

SQRTPD __m128d _mm_sqrt_pd (m128d a)

SIMD Floating-Point Exceptions

Invalid, Precision, Denormal.

Protected Mode Exceptions

#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

#SS(0) For an illegal address in the SS segment.

#PF(fault-code) For a page fault.

#NM If CR0.TS[bit 3] = 1.
### Real-Address Mode Exceptions

#### #GP(0)
- If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
- If any part of the operand lies outside the effective address space from 0 to FFFFH.

#### #NM
- If CR0.TS[bit 3] = 1.

#### #XM

#### #UD
- If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
- If CR0.EM[bit 2] = 1.
- If CR4.OSFXSR[bit 9] = 0.
- CR4.OSXMMEXCPT(bit 10) is 1.
- If CPUID.01H:EDX.SSE2[bit 26] = 0.

### Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

### Compatibility Mode Exceptions

Same exceptions as in Protected Mode.

### 64-Bit Mode Exceptions

#### #SS(0)
- If a memory address referencing the SS segment is in a non-canonical form.

#### #GP(0)
- If the memory address is in a non-canonical form.
- If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#### #PF(fault-code)
- For a page fault.

#### #NM
- If CR0.TS[bit 3] = 1.

#### #XM
#UD
If an unmasked SIMD floating-point exception and CR4.OSXMEXCPT[bit 10] = 0.
If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.
SQRTPS—Compute Square Roots of Packed Single-Precision Floating-Point Values

**Description**

Performs a SIMD computation of the square roots of the four packed single-precision floating-point values in the source operand (second operand) stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1*, for an illustration of a SIMD single-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

DEST[31:0] ← SQRT(SRC[31:0]);
DEST[63:32] ← SQRT(SRC[63:32]);
DEST[95:64] ← SQRT(SRC[95:64]);
DEST[127:96] ← SQRT(SRC[127:96]);

**Intel C/C++ Compiler Intrinsic Equivalent**

SQRTPS _m128 _mm_sqrt_ps(_m128 a)

**SIMD Floating-Point Exceptions**

Invalid, Precision, Denormal.

**Protected Mode Exceptions**

- **#GP(0)** For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
  
  If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

- **#SS(0)** For an illegal address in the SS segment.

- **#PF(fault-code)** For a page fault.
INSTRUCTION SET REFERENCE, N-Z

#NM If CR0.TS[bit 3] = 1.
#XM If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.
#UD If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
   If CR0.EM[bit 2] = 1.
   If CR4.OSFXSR[bit 9] = 0.
   If CPUID.01H:EDX.SSE[bit 25] = 0.

Real-Address Mode Exceptions
#GP(0) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
   If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM If CR0.TS[bit 3] = 1.
#XM If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.
#UD If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
   If CR0.EM[bit 2] = 1.
   If CR4.OSFXSR[bit 9] = 0.
   If CPUID.01H:EDX.SSE[bit 25] = 0.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
   If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#XM If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.
#UD

If an unmasked SIMD floating-point exception and CR4.OSXMMEXCPT[bit 10] = 0.
If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.
INSTRUCTION SET REFERENCE, N-Z

SQRTSD—Compute Square Root of Scalar Double-Precision Floating-Point Value

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2 0F 51 /r</td>
<td>SQRTSD xmm1, xmm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Computes square root of the low double-precision floating-point value in xmm2/m64 and stores the results in xmm1.</td>
</tr>
</tbody>
</table>

**Description**

Computes the square root of the low double-precision floating-point value in the source operand (second operand) and stores the double-precision floating-point result in the destination operand. The source operand can be an XMM register or a 64-bit memory location. The destination operand is an XMM register. The high quadword of the destination operand remains unchanged. See Figure 11-4 in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for an illustration of a scalar double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

DEST[63:0] ← SQRT(SRC[63:0]);
(* DEST[127:64] unchanged *)

**Intel C/C++ Compiler Intrinsic Equivalent**

SQRTSD __m128d _mm_sqrt_sd (m128d a)

**SIMD Floating-Point Exceptions**

Invalid, Precision, Denormal.

**Protected Mode Exceptions**

- #GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
- #SS(0) For an illegal address in the SS segment.
- #PF(fault-code) For a page fault.
- #NM If CR0.TS[bit 3] = 1.
#UD  If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
   If CR0.EM[bit 2] = 1.
   If CR4.OSFXSR[bit 9] = 0.
   If CPUID.01H:EDX.SSE2[bit 26] = 0.

#AC(0)  If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
GP(0)   If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM     If CR0.TS[bit 3] = 1.
#XM     If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.
#UD     If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
   If CR0.EM[bit 2] = 1.
   If CR4.OSFXSR[bit 9] = 0.
   If CPUID.01H:EDX.SSE2[bit 26] = 0.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code)  For a page fault.
#AC(0)  If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0)   If a memory address referencing the SS segment is in a non-canonical form.
#GP(0)   If the memory address is in a non-canonical form.
#PF(fault-code)  For a page fault.
#NM     If CR0.TS[bit 3] = 1.
#XM     If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.
INSTRUCTION SET REFERENCE, N-Z

#UD  If an unmasked SIMD floating-point exception and CR4.OSXMEXCPT[bit 10] = 0.
    If CR0.EM[bit 2] = 1.
    If CR4.OSFXSR[bit 9] = 0.
    If CPUID.01H:EDX.SSE2[bit 26] = 0.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
INSTRUCTION SET REFERENCE, N-Z

SQRTSS—Compute Square Root of Scalar Single-Precision Floating-Point Value

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F 51</td>
<td>SQRTSS xmm1, xmm2/m32</td>
<td>Valid</td>
<td>Valid</td>
<td>Computes square root of the low single-precision floating-point value in xmm2/m32 and stores the results in xmm1.</td>
</tr>
</tbody>
</table>

Description
Computes the square root of the low single-precision floating-point value in the source operand (second operand) and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for an illustration of a scalar single-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

Operation
DEST[31:0] ← SQRT (SRC[31:0]);
(* DEST[127:64] unchanged *)

Intel C/C++ Compiler Intrinsic Equivalent
SQRTSS  _m128 _mm_sqrt_ss(_m128 a)

SIMD Floating-Point Exceptions
Invalid, Precision, Denormal.

Protected Mode Exceptions
#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
#SS(0) For an illegal address in the SS segment.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#XM If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.
INSTRUCTION SET REFERENCE, N-Z

#UD If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
GP(0) If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM If CR0.TS[bit 3] = 1.
#XM If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.
#UD If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#XM If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.
#UD
If an unmasked SIMD floating-point exception and CR4.OSXMEXCPT[bit 10] = 0.
If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.

#AC(0)
If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
INSTRUCTION SET REFERENCE, N-Z

STC—Set Carry Flag

**Description**
Sets the CF flag in the EFLAGS register.
This instruction’s operation is the same in non-64-bit modes and 64-bit mode.

**Operation**
\[ CF \leftarrow 1; \]

**Flags Affected**
The CF flag is set. The OF, ZF, SF, AF, and PF flags are unaffected.

**Exceptions (All Operating Modes)**
None.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F9</td>
<td>STC</td>
<td>Valid</td>
<td>Valid</td>
<td>Set CF flag.</td>
</tr>
</tbody>
</table>
STD—Set Direction Flag

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FD</td>
<td>STD</td>
<td>Valid</td>
<td>Valid</td>
<td>Set DF flag.</td>
</tr>
</tbody>
</table>

**Description**

Sets the DF flag in the EFLAGS register. When the DF flag is set to 1, string operations decrement the index registers (ESI and/or EDI).

This instruction’s operation is the same in non-64-bit modes and 64-bit mode.

**Operation**

DF ← 1;

**Flags Affected**

The DF flag is set. The CF, OF, ZF, SF, AF, and PF flags are unaffected.

**Exceptions (All Operating Modes)**

None.
STI—Set Interrupt Flag

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FB</td>
<td>STI</td>
<td>Valid</td>
<td>Valid</td>
<td>Set interrupt flag; external, maskable interrupts enabled at the end of the next instruction.</td>
</tr>
</tbody>
</table>

Description

If protected-mode virtual interrupts are not enabled, STI sets the interrupt flag (IF) in the EFLAGS register. After the IF flag is set, the processor begins responding to external, maskable interrupts after the next instruction is executed. The delayed effect of this instruction is provided to allow interrupts to be enabled just before returning from a procedure (or subroutine). For instance, if an STI instruction is followed by an RET instruction, the RET instruction is allowed to execute before external interrupts are recognized. If the STI instruction is followed by a CLI instruction (which clears the IF flag), the effect of the STI instruction is negated.

The IF flag and the STI and CLI instructions do not prohibit the generation of exceptions and NMI interrupts. NMI interrupts (and SMIs) may be blocked for one macro-instruction following an STI.

When protected-mode virtual interrupts are enabled, CPL is 3, and IOPL is less than 3; STI sets the VIF flag in the EFLAGS register, leaving IF unaffected.

Table 4-4 indicates the action of the STI instruction depending on the processor’s mode of operation and the CPL/IOPL settings of the running program or procedure. This instruction’s operation is the same in non-64-bit modes and 64-bit mode.

1. The STI instruction delays recognition of interrupts only if it is executed with EFLAGS.IF = 0. In a sequence of STI instructions, only the first instruction in the sequence is guaranteed to delay interrupts.

In the following instruction sequence, interrupts may be recognized before RET executes:

STI
STI
RET

4-332 Vol. 2B
Operation

IF PE = 0 (* Executing in real-address mode *)
THEN
  IF ← 1; (* Set Interrupt Flag *)
ELSE (* Executing in protected mode or virtual-8086 mode *)
  IF VM = 0 (* Executing in protected mode *)
    THEN
      IF IOPL ≥ CPL
        THEN
          IF ← 1; (* Set Interrupt Flag *)
        ELSE
          IF (IOPL < CPL) and (CPL = 3) and (VIP = 0)
            THEN
              VIF ← 1; (* Set Virtual Interrupt Flag *)
            ELSE
              #GP(0);
          FI;
        FI;
      ELSE (* Executing in Virtual-8086 mode *)
        IF IOPL = 3
          THEN
            IF ← 1; (* Set Interrupt Flag *)
          ELSE
            #GP(0);
          FI;
        FI;
    FI;
  FI;
FI;

NOTES:
X = This setting has no impact.

Table 4-4. Decision Table for STI Results

<table>
<thead>
<tr>
<th>PE</th>
<th>VM</th>
<th>IOPL</th>
<th>CPL</th>
<th>PVI</th>
<th>VIP</th>
<th>VME</th>
<th>STI Result</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>IF = 1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>≥ CPL</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>IF = 1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>&lt; CPL</td>
<td>3</td>
<td>1</td>
<td>0</td>
<td>X</td>
<td>VIF = 1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>&lt; CPL</td>
<td>&lt; 3</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>GP Fault</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>&lt; CPL</td>
<td>X</td>
<td>0</td>
<td>X</td>
<td>X</td>
<td>GP Fault</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>3</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>IF = 1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>&lt; 3</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td>1</td>
<td>VIF = 1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>&lt; 3</td>
<td>X</td>
<td>X</td>
<td>1</td>
<td>X</td>
<td>GP Fault</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>&lt; 3</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td>GP Fault</td>
</tr>
</tbody>
</table>
ELSE
  IF ((IOPL < 3) and (VIP = 0) and (VME = 1))
    THEN
      VIF ← 1; (* Set Virtual Interrupt Flag *)
      ELSE
        #GP(0); (* Trap to virtual-8086 monitor *)
        FI;
      FI;
  FI;

Flags Affected
The IF flag is set to 1; or the VIF flag is set to 1.

Protected Mode Exceptions
#GP(0) If the CPL is greater (has less privilege) than the IOPL of the current program or procedure.

Real-Address Mode Exceptions
None.

Virtual-8086 Mode Exceptions
#GP(0) If the CPL is greater (has less privilege) than the IOPL of the current program or procedure.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
Same exceptions as in Protected Mode.
STMXCSR—Store MXCSR Register State

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F AE /3</td>
<td>STMXCSR m32</td>
<td>Valid</td>
<td>Valid</td>
<td>Store contents of MXCSR register to m32.</td>
</tr>
</tbody>
</table>

**Description**
Stores the contents of the MXCSR control and status register to the destination operand. The destination operand is a 32-bit memory location. The reserved bits in the MXCSR register are stored as 0s.
This instruction’s operation is the same in non-64-bit modes and 64-bit mode.

**Operation**
m32 ← MXCSR;

**Intel C/C++ Compiler Intrinsic Equivalent**
_mm_getcsr(void)

**Exceptions**
None.

**Numeric Exceptions**
None.

**Protected Mode Exceptions**

#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS, or GS segments.

#SS(0) For an illegal address in the SS segment.

#PF(fault-code) For a page fault.

#UD If CR0.EM[bit 2] = 1.

#NM If CR0.TS[bit 3] = 1.

#AC For unaligned memory reference. To enable #AC exceptions, three conditions must be true: CR0.AM[bit 18] = 1, EFLAGS.AC[bit 18] = 1, current CPL = 3.

#UD If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.
Real Address Mode Exceptions

GP(0) If any part of the operand would lie outside of the effective address space from 0 to 0FFFFH.
#UD If CR0.EM[bit 2] = 1.
#NM If CR0.TS[bit 3] = 1.
#UD If CR4.OSFXSR[bit 9] = 0.
   If CPUID.01H:EDX.SSE[bit 25] = 0.

Virtual 8086 Mode Exceptions

Same exceptions as in Real Address Mode.
#PF(fault-code) For a page fault.
#AC For unaligned memory reference.

Compatibility Mode Exceptions

Same exceptions as in Protected Mode.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code) For a page fault.
#UD If CR0.EM[bit 2] = 1.
#NM If CR0.TS[bit 3] = 1.
#AC For unaligned memory reference. To enable #AC exceptions, three conditions must be true: CR0.AM[bit 18] = 1, EFLAGS.AC[bit 18] = 1, current CPL = 3
#UD If CR4.OSFXSR[bit 9] = 0.
#UD If CPUID.01H:EDX.SSE[bit 25] = 0.
STOS/STOSB/STOSW/STOSD/STOSQ—Store String

In non-64-bit and default 64-bit mode; stores a byte, word, or doubleword from the AL, AX, or EAX register (respectively) into the destination operand. The destination operand is a memory location, the address of which is read from either the ES:EDI or ES:DI register (depending on the address-size attribute of the instruction and the mode of operation). The ES segment cannot be overridden with a segment override prefix.

At the assembly-code level, two forms of the instruction are allowed: the “explicit-operands” form and the “no-operands” form. The explicit-operands form (specified with the STOS mnemonic) allows the destination operand to be specified explicitly. Here, the destination operand should be a symbol that indicates the size and location of the destination value. The source operand is then automatically selected to match the size of the destination operand (the AL register for byte operands, AX for word operands, EAX for doubleword operands). The explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the destination operand symbol must specify the correct type (size) of the operand (byte, word, or doubleword), but it does not have to specify the correct location. The location is always specified by the ES:(E)DI.
register. These must be loaded correctly before the store string instruction is executed.

The no-operands form provides “short forms” of the byte, word, doubleword, and quadword versions of the STOS instructions. Here also ES:(E)DI is assumed to be the destination operand and AL, AX, or EAX is assumed to be the source operand. The size of the destination and source operands is selected by the mnemonic: STOSB (byte read from register AL), STOSW (word from AX), STOSD (doubleword from EAX).

After the byte, word, or doubleword is transferred from the register to the memory location, the (E)DI register is incremented or decremented according to the setting of the DF flag in the EFLAGS register. If the DF flag is 0, the register is incremented; if the DF flag is 1, the register is decremented (the register is incremented or decremented by 1 for byte operations, by 2 for word operations, by 4 for doubleword operations).

In 64-bit mode, the default address size is 64 bits, 32-bit address size is supported using the prefix 67H. Using a REX prefix in the form of REX.W promotes operation on doubleword operand to 64 bits. The promoted no-operand mnemonic is STOSQ. STOSQ (and its explicit operands variant) store a quadword from the RAX register into the destination addressed by RDI or EDI. See the summary chart at the beginning of this section for encoding data and limits.

The STOS, STOSB, STOSW, STOSD, STOSQ instructions can be preceded by the REP prefix for block loads of ECX bytes, words, or doublewords. More often, however, these instructions are used within a LOOP construct because data needs to be moved into the AL, AX, or EAX register before it can be stored. See “REP/REPE/REPZ/REPN/REPNZ—Repeat String Operation Prefix” in this chapter for a description of the REP prefix.

**Operation**

**Non-64-bit Mode:**

IF (Byte store)  
THEN  
    DEST ← AL;  
    THEN IF DF = 0  
        THEN (E)DI ← (E)DI + 1;  
        ELSE (E)DI ← (E)DI - 1;  
    FI;  
ELSE IF (Word store)  
THEN  
    DEST ← AX;  
    THEN IF DF = 0  
        THEN (E)DI ← (E)DI + 2;  
        ELSE (E)DI ← (E)DI - 2;
ELSE IF (Doubleword store)
THEN
  DEST ← EAX;
  THEN IF DF = 0
  THEN (E)DI ← (E)DI + 4;
  ELSE (E)DI ← (E)DI - 4;
  FI;
FI;
FI;
FI;

64-bit Mode:
IF (Byte store)
THEN
  DEST ← AL;
  THEN IF DF = 0
  THEN (R|E)DI ← (R|E)DI + 1;
  ELSE (R|E)DI ← (R|E)DI - 1;
  FI;
ELSE IF (Word store)
THEN
  DEST ← AX;
  THEN IF DF = 0
  THEN (R|E)DI ← (R|E)DI + 2;
  ELSE (R|E)DI ← (R|E)DI - 2;
  FI;
FI;
ELSE IF (Doubleword store)
THEN
  DEST ← EAX;
  THEN IF DF = 0
  THEN (R|E)DI ← (R|E)DI + 4;
  ELSE (R|E)DI ← (R|E)DI - 4;
  FI;
ELSE IF (Quadword store using REX.W)
THEN
  DEST ← RAX;
  THEN IF DF = 0
  THEN (R|E)DI ← (R|E)DI + 8;
  ELSE (R|E)DI ← (R|E)DI - 8;
  FI;
INSTRUCTION SET REFERENCE, N-Z

FI;
FI;

Flags Affected
None.

Protected Mode Exceptions
#GP(0)  If the destination is located in a non-writable segment.
       If a memory operand effective address is outside the limit of the
       ES segment.
       If the ES register contains a NULL segment selector.
#PF(fault-code)  If a page fault occurs.
#AC(0)  If alignment checking is enabled and an unaligned memory
       reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#GP  If a memory operand effective address is outside the ES
     segment limit.

Virtual-8086 Mode Exceptions
#GP(0)  If a memory operand effective address is outside the ES
        segment limit.
#PF(fault-code)  If a page fault occurs.
#AC(0)  If alignment checking is enabled and an unaligned memory
        reference is made.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#GP(0)  If the memory address is in a non-canonical form.
#PF(fault-code)  If a page fault occurs.
#AC(0)  If alignment checking is enabled and an unaligned memory
        reference is made while the current privilege level is 3.
**STR—Store Task Register**

**Description**
Stores the segment selector from the task register (TR) in the destination operand. The destination operand can be a general-purpose register or a memory location. The segment selector stored with this instruction points to the task state segment (TSS) for the currently running task.

When the destination operand is a 32-bit register, the 16-bit segment selector is copied into the lower 16 bits of the register and the upper 16 bits of the register are cleared. When the destination operand is a memory location, the segment selector is written to memory as a 16-bit quantity, regardless of operand size.

In 64-bit mode, operation is the same. The size of the memory operand is fixed at 16 bits. In register stores, the 2-byte TR is zero extended if stored to a 64-bit register.

The STR instruction is useful only in operating-system software. It can only be executed in protected mode.

**Operation**

\[ \text{DEST} \leftarrow \text{TR(SegmentSelector)}; \]

**Flags Affected**

None.

**Protected Mode Exceptions**

- **#GP(0)** If the destination is a memory operand that is located in a non-writable segment or if the effective address is outside the CS, DS, ES, FS, or GS segment limit.
  
  If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.

- **#SS(0)** If a memory operand effective address is outside the SS segment limit.

- **#PF(fault-code)** If a page fault occurs.

- **#AC(0)** If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 00 /1 r/m16</td>
<td>STR r/m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Stores segment selector from TR in r/m16.</td>
</tr>
</tbody>
</table>
Real-Address Mode Exceptions
#UD The STR instruction is not recognized in real-address mode.

Virtual-8086 Mode Exceptions
#UD The STR instruction is not recognized in virtual-8086 mode.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#GP(0) If the memory address is in a non-canonical form.
#SS(U) If the stack address is in a non-canonical form.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
# SUB—Subtract

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Comp/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>2C ib</td>
<td>SUB AL, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract imm8 from AL.</td>
</tr>
<tr>
<td>2D iw</td>
<td>SUB AX, imm16</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract imm16 from AX.</td>
</tr>
<tr>
<td>2D id</td>
<td>SUB EAX, imm32</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract imm32 from EAX.</td>
</tr>
<tr>
<td>REX.W + 2D id</td>
<td>SUB RAX, imm32</td>
<td>Valid</td>
<td>N.E.</td>
<td>Subtract imm32 sign-extended to 64-bits from RAX.</td>
</tr>
<tr>
<td>80 /5 ib</td>
<td>SUB r/m8, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract imm8 from r/m8.</td>
</tr>
<tr>
<td>REX + 80 /5 ib</td>
<td>SUB r/m8*, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Subtract imm8 from r/m8.</td>
</tr>
<tr>
<td>81 /5 iw</td>
<td>SUB r/m16, imm16</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract imm16 from r/m16.</td>
</tr>
<tr>
<td>81 /5 id</td>
<td>SUB r/m32, imm32</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract imm32 from r/m32.</td>
</tr>
<tr>
<td>REX.W + 81 /5 id</td>
<td>SUB r/m64, imm32</td>
<td>Valid</td>
<td>N.E.</td>
<td>Subtract imm32 sign-extended to 64-bits from r/m64.</td>
</tr>
<tr>
<td>83 /5 ib</td>
<td>SUB r/m16, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract sign-extended imm8 from r/m16.</td>
</tr>
<tr>
<td>83 /5 ib</td>
<td>SUB r/m32, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract sign-extended imm8 from r/m32.</td>
</tr>
<tr>
<td>REX.W + 83 /5 ib</td>
<td>SUB r/m64, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>Subtract sign-extended imm8 from r/m64.</td>
</tr>
<tr>
<td>28 /r</td>
<td>SUB r/m8, r8</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract r8 from r/m8.</td>
</tr>
<tr>
<td>REX + 28 /r</td>
<td>SUB r/m8*, r8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Subtract r8 from r/m8.</td>
</tr>
<tr>
<td>29 /r</td>
<td>SUB r/m16, r16</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract r16 from r/m16.</td>
</tr>
<tr>
<td>29 /r</td>
<td>SUB r/m32, r32</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract r32 from r/m32.</td>
</tr>
<tr>
<td>REX.W + 29 /r</td>
<td>SUB r/m64, r32</td>
<td>Valid</td>
<td>N.E.</td>
<td>Subtract r64 from r/m64.</td>
</tr>
<tr>
<td>2A /r</td>
<td>SUB r8, r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract r/m8 from r8.</td>
</tr>
<tr>
<td>REX + 2A /r</td>
<td>SUB r8*, r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Subtract r/m8 from r8.</td>
</tr>
<tr>
<td>2B /r</td>
<td>SUB r16, r/m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract r/m16 from r16.</td>
</tr>
<tr>
<td>2B /r</td>
<td>SUB r32, r/m32</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract r/m32 from r32.</td>
</tr>
<tr>
<td>REX.W + 2B /r</td>
<td>SUB r64, r/m64</td>
<td>Valid</td>
<td>N.E.</td>
<td>Subtract r/m64 from r64.</td>
</tr>
</tbody>
</table>

**NOTES:**

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.
INSTRUCTION SET REFERENCE, N-Z

Description
Subtracts the second operand (source operand) from the first operand (destination operand) and stores the result in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, register, or memory location. (However, two memory operands cannot be used in one instruction.) When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.

The SUB instruction performs integer subtraction. It evaluates the result for both signed and unsigned integer operands and sets the OF and CF flags to indicate an overflow in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.

In 64-bit mode, the instruction’s default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

Operation
DEST ← (DEST – SRC);

Flags Affected
The OF, SF, ZF, AF, PF, and CF flags are set according to the result.

Protected Mode Exceptions
#GP(0) If the destination is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS If a memory operand effective address is outside the SS segment limit.
Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions

Same exceptions as in Protected Mode.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
INSTRUCTION SET REFERENCE, N-Z

SUBPD—Subtract Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 5C</td>
<td>SUBPD xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract packed double-precision floating-point values in xmm2/m128 from xmm1.</td>
</tr>
</tbody>
</table>

Description

Performs a SIMD subtract of the two packed double-precision floating-point values in the source operand (second operand) from the two packed double-precision floating-point values in the destination operand (first operand), and stores the packed double-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 11-3 in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for an illustration of a SIMD double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

Operation

DEST[63:0] ← DEST[63:0] – SRC[63:0];

Intel C/C++ Compiler Intrinsic Equivalent

SUBPD _m128d _mm_sub_pd (m128d a, m128d b)

SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.

Protected Mode Exceptions

#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0) For an illegal address in the SS segment.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#XM If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.
#UD If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
    If CR0.EM[bit 2] = 1.
    If CPUID.01H:EDX.SSE2[bit 26] = 0.

Real-Address Mode Exceptions

#GP(0) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
    If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM If CR0.TS[bit 3] = 1.
#XM If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.
#UD If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
    If CR0.EM[bit 2] = 1.
    If CR4.OSFXSR[bit 9] = 0.
    If CPUID.01H:EDX.SSE2[bit 26] = 0.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.

Compatibility Mode Exceptions

Same exceptions as in Protected Mode.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
    If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#XM If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.
#UD

If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.
SUBPS—Subtract Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 5C /r</td>
<td>SUBPS xmm1 xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtract packed single-precision floating-point values in xmm2/mem from xmm1.</td>
</tr>
</tbody>
</table>

**Description**

Performs a SIMD subtract of the four packed single-precision floating-point values in the source operand (second operand) from the four packed single-precision floating-point values in the destination operand (first operand), and stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1*, for an illustration of a SIMD double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

\[
\begin{align*}
\text{DEST}[31:0] & \leftarrow \text{DEST}[31:0] - \text{SRC}[31:0]; \\
\text{DEST}[63:32] & \leftarrow \text{DEST}[63:32] - \text{SRC}[63:32]; \\
\text{DEST}[95:64] & \leftarrow \text{DEST}[95:64] - \text{SRC}[95:64]; \\
\text{DEST}[127:96] & \leftarrow \text{DEST}[127:96] - \text{SRC}[127:96];
\end{align*}
\]

**Intel C/C++ Compiler Intrinsic Equivalent**

SUBPS _m128 _mm_sub_ps(_m128 a, _m128 b)

**SIMD Floating-Point Exceptions**

Overflow, Underflow, Invalid, Precision, Denormal.

**Protected Mode Exceptions**

- **#GP(0)** For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
  
  If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
- **#SS(0)** For an illegal address in the SS segment.
- **#PF(fault-code)** For a page fault.
- **#NM** If CR0.TS[bit 3] = 1.
INSTRUCTION SET REFERENCE, N-Z

#XM If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.
#UD If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.

Real-Address Mode Exceptions
#GP(0) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM If CR0.TS[bit 3] = 1.
#XM If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.
#UD If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
If memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside the effective address space from 0 to FFFFH.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#XM If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.
#UD  If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.
### SUBSD—Subtract Scalar Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2 0F 5C</td>
<td>SUBSD xmm1, xmm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Subtracts the low double-precision floating-point values in xmm2/mem64 from xmm1.</td>
</tr>
</tbody>
</table>

#### Description

Subtracts the low double-precision floating-point value in the source operand (second operand) from the low double-precision floating-point value in the destination operand (first operand), and stores the double-precision floating-point result in the destination operand. The source operand can be an XMM register or a 64-bit memory location. The destination operand is an XMM register. The high quadword of the destination operand remains unchanged. See Figure 11-4 in the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1*, for an illustration of a scalar double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

\[
\text{DEST}[63:0] \leftarrow \text{DEST}[63:0] - \text{SRC}[63:0];
\]

(* DEST[127:64] unchanged *)

#### Intel C/C++ Compiler Intrinsic Equivalent

SUBSD __m128d _mm_sub_sd (m128d a, m128d b)

#### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.

#### Protected Mode Exceptions

- **#GP(0)** For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
- **#SS(0)** For an illegal address in the SS segment.
- **#PF(fault-code)** For a page fault.
- **#NM** If CR0.TS[bit 3] = 1.
#UD If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

GP(0) If any part of the operand lies outside the effective address space from 0 to FFFFH.

#NM If CR0.TS[bit 3] = 1.

#XM If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.

#UD If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions

Same exceptions as in Protected Mode.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) For a page fault.

#NM If CR0.TS[bit 3] = 1.

#XM If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.
#UD  
If an unmasked SIMD floating-point exception and CR4.OSXMMEXCPT[bit 10] = 0.
If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.

#AC(0)  
If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
SUBSS—Subtract Scalar Single-Precision Floating-Point Values

Description
Subtracts the low single-precision floating-point value in the source operand (second operand) from the low single-precision floating-point value in the destination operand (first operand), and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order double-words of the destination operand remain unchanged. See Figure 10-6 in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for an illustration of a scalar single-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

Operation
DEST[31:0] ← DEST[31:0] – SRC[31:0];
(* DEST[127:96] unchanged *)

Intel C/C++ Compiler Intrinsic Equivalent
SUBSS __m128 _mm_sub_ss(__m128 a, __m128 b)

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.

Protected Mode Exceptions
#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
#SS(0) For an illegal address in the SS segment.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#XM If an unmasked SIMD floating-point exception and CR4.OSXMEXCPT[bit 10] = 1.
INSTRUCTION SET REFERENCE, N-Z

#UD If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
   If CR0.EM[bit 2] = 1.
   If CR4.OSFXSR[bit 9] = 0.
   If CPUID.01H:EDX.SSE[bit 25] = 0.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

GP(0) If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM If CR0.TS[bit 3] = 1.
#XM If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.
#UD If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
   If CR0.EM[bit 2] = 1.
   If CR4.OSFXSR[bit 9] = 0.
   If CPUID.01H:EDX.SSE[bit 25] = 0.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions

Same exceptions as in Protected Mode.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#XM If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.
#UD If an unmasked SIMD floating-point exception and CR4.OSXMEXCPT[bit 10] = 0.
   If CR0.EM[bit 2] = 1.
   If CR4.OSFXSR[bit 9] = 0.
   If CPUID.01H:EDX.SSE[bit 25] = 0.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
**SWAPGS—Swap GS Base Register**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OF 01</td>
<td>SwAPGS</td>
<td>Valid</td>
<td>Invalid</td>
<td>Exchanges the current GS base register value with the value contained in MSR address C0000102H.</td>
</tr>
</tbody>
</table>

**Description**

SWAPGS exchanges the current GS base register value with the value contained in MSR address C0000102H (MSR_KERNELGSbase). KernelGSbase is guaranteed to be canonical; so SWAPGS does not perform a canonical check. The SWAPGS instruction is a privileged instruction intended for use by system software.

When using SYSCALL to implement system calls, there is no kernel stack at the OS entry point. Neither is there a straightforward method to obtain a pointer to kernel structures from which the kernel stack pointer could be read. Thus, the kernel can't save general purpose registers or reference memory.

By design, SWAPGS does not require any general purpose registers or memory operands. No registers need to be saved before using the instruction. SWAPGS exchanges the CPL 0 data pointer from the KernelGSbase MSR with the GS base register. The kernel can then use the GS prefix on normal memory references to access kernel data structures. Similarly, when the OS kernel is entered using an interrupt or exception (where the kernel stack is already set up), SWAPGS can be used to quickly get a pointer to the kernel data structures.

The KernelGSbase MSR itself is only accessible using RDMSR/WRMSR instructions. Those instructions are only accessible at privilege level 0. WRMSR will cause a #GP(0) if the value to be written to KernelGSbase MSR is non-canonical.

See Table 4-5.

**Table 4-5. SWAPGS Operation Parameters**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>ModR/M Byte</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>MOD REG R/M</td>
<td>Not 64-bit Mode</td>
</tr>
<tr>
<td>OF 01</td>
<td>MOD ≠ 11</td>
<td>INVLPG</td>
</tr>
<tr>
<td></td>
<td>11 111</td>
<td>#UD</td>
</tr>
<tr>
<td></td>
<td>11 111</td>
<td>#UD</td>
</tr>
<tr>
<td></td>
<td>11 111</td>
<td>#UD</td>
</tr>
</tbody>
</table>
Operation

IF CS.L ≠ 1 (* Not in 64-Bit Mode *)
    THEN
        #UD; Fl;

IF CPL ≠ 0
    THEN #GP(0); Fl;

tmp ← GS(BASE);
GS(BASE) ← KERNELGSbase;
KERNELGSbase ← tmp;

Flags Affected

None

Protected Mode Exceptions

#UD            If Mode ≠ 64-Bit

Real-Address Mode Exceptions

#UD            Instruction not recognized.

Virtual-8086 Mode Exceptions

#UD            Instruction not recognized.

Compatibility Mode Exceptions

Same exceptions as in Protected Mode.

64-Bit Mode Exceptions

#GP(0)            If CPL ≠ 0.
SYSCALL—Fast System Call

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 05</td>
<td>SYSCALL</td>
<td>Valid</td>
<td>Invalid</td>
<td>Fast call to privilege level 0 system procedures.</td>
</tr>
</tbody>
</table>

**Description**

SYSCALL saves the RIP of the instruction following SYSCALL to RCX and loads a new RIP from the IA32_LSTAR (64-bit mode). Upon return, SYSRET copies the value saved in RCX to the RIP.

SYSCALL saves RFLAGS (lower 32 bit only) in R11. It then masks RFLAGS with an OS-defined value using the IA32_FMASK (MSR C000_0084). The actual mask value used by the OS is the complement of the value written to the IA32_FMASK MSR. None of the bits in RFLAGS are automatically cleared (except for RF). SYSRET restores RFLAGS from R11 (the lower 32 bits only).

Software should not alter the CS or SS descriptors in a manner that violates the following assumptions made by SYSCALL/SYSRET:

- The CS and SS base and limit remain the same for all processes, including the operating system (the base is 0H and the limit is 0xFFFFFFFF).
- The CS of the SYSCALL target has a privilege level of 0.
- The CS of the SYSRET target has a privilege level of 3.

SYSCALL/SYSRET do not check for violations of these assumptions.

**Operation**

IF (CS.L ≠ 1) or (IA32_EFER.LMA ≠ 1) or (IA32_EFER.SCE ≠ 1)
(* Not in 64-Bit Mode or SYSCALL/SYSRET not enabled in IA32_EFER *)

THEN #UD; FI;

RCX ← RIP;
RIP ← LSTAR_MSR;
R11 ← EFLAGS;
EFLAGS ← (EFLAGS MASKED BY IA32_FMASK);
CPL ← 0;
CS(SEL) ← IA32_STAR_MSR[47:32];
CS(DPL) ← 0;
CS(BASE) ← 0;
CS(LIMIT) ← 0xFFFFFFFF;
CS(GRANULAR) ← 1;
SS(SEL) ← IA32_STAR_MSR[47:32] + 8;
SS(DPL) ← 0;
SS(BASE) ← 0;
SS(LIMIT) ← 0xFFFF;
SS(GRANULAR) ← 1;

Flags Affected
All.

Protected Mode Exceptions
#UD If Mode ≠ 64-bit.

Real-Address Mode Exceptions
#UD Instruction is not recognized in this mode.

Virtual-8086 Mode Exceptions
#UD Instruction is not recognized in this mode.

Compatibility Mode Exceptions
#UD Instruction is not recognized in this mode.

64-Bit Mode Exceptions
#UD If IA32_EFER.SCE = 0.
SYSENTER—Fast System Call

Description

Executes a fast call to a level 0 system procedure or routine. SYSENTER is a companion instruction to SYSEXIT. The instruction is optimized to provide the maximum performance for system calls from user code running at privilege level 3 to operating system or executive procedures running at privilege level 0.

Prior to executing the SYSENTER instruction, software must specify the privilege level 0 code segment and code entry point, and the privilege level 0 stack segment and stack pointer by writing values to the following MSRs:

- **IA32_SYSENTER_CS** — Contains a 32-bit value, of which the lower 16 bits are the segment selector for the privilege level 0 code segment. This value is also used to compute the segment selector of the privilege level 0 stack segment.
- **IA32_SYSENTER_EIP** — Contains the 32-bit offset into the privilege level 0 code segment to the first instruction of the selected operating procedure or routine.
- **IA32_SYSENTER_ESP** — Contains the 32-bit stack pointer for the privilege level 0 stack.

These MSRs can be read from and written to using RDMSR/WRMSR. Register addresses are listed in Table 4-6. The addresses are defined to remain fixed for future Intel 64 and IA-32 processors.

<table>
<thead>
<tr>
<th>MSR</th>
<th>Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>IA32_SYSENTER_CS</td>
<td>174H</td>
</tr>
<tr>
<td>IA32_SYSENTER_ESP</td>
<td>175H</td>
</tr>
<tr>
<td>IA32_SYSENTER_EIP</td>
<td>176H</td>
</tr>
</tbody>
</table>

When SYSENTER is executed, the processor:

1. Loads the segment selector from the IA32_SYSENTER_CS into the CS register.
2. Loads the instruction pointer from the IA32_SYSENTER_EIP into the EIP register.
3. Adds 8 to the value in IA32_SYSENTER_CS and loads it into the SS register.
4. Loads the stack pointer from the IA32_SYSENTER_ESP into the ESP register.
5. Switches to privilege level 0.
6. Clears the VM flag in the EFLAGS register, if the flag is set.
7. Begins executing the selected system procedure.

The processor does not save a return IP or other state information for the calling procedure.

The SYSENTER instruction always transfers program control to a protected-mode code segment with a DPL of 0. The instruction requires that the following conditions are met by the operating system:

- The segment descriptor for the selected system code segment selects a flat, 32-bit code segment of up to 4 GBytes, with execute, read, accessed, and non-conforming permissions.
- The segment descriptor for selected system stack segment selects a flat 32-bit stack segment of up to 4 GBytes, with read, write, accessed, and expand-up permissions.

The SYSENTER can be invoked from all operating modes except real-address mode.

The SYSENTER and SYSEXIT instructions are companion instructions, but they do not constitute a call/return pair. When executing a SYSENTER instruction, the processor does not save state information for the user code, and neither the SYSENTER nor the SYSEXIT instruction supports passing parameters on the stack.

To use the SYSENTER and SYSEXIT instructions as companion instructions for transitions between privilege level 3 code and privilege level 0 operating system procedures, the following conventions must be followed:

- The segment descriptors for the privilege level 0 code and stack segments and for the privilege level 3 code and stack segments must be contiguous in the global descriptor table. This convention allows the processor to compute the segment selectors from the value entered in the SYSENTER_CS_MSR MSR.
- The fast system call "stub" routines executed by user code (typically in shared libraries or DLLs) must save the required return IP and processor state information if a return to the calling procedure is required. Likewise, the operating system or executive procedures called with SYSENTER instructions must have access to and use this saved return and state information when returning to the user code.

The SYSENTER and SYSEXIT instructions were introduced into the IA-32 architecture in the Pentium II processor. The availability of these instructions on a processor is indicated with the SYSENTER/SYSEXIT present (SEP) feature flag returned to the EDX register by the CPUID instruction. An operating system that qualifies the SEP flag must also qualify the processor family and model to ensure that the SYSENTER/SYSEXIT instructions are actually present. For example:

```plaintext
IF CPUID SEP bit is set
    THEN IF (Family = 6) and (Model < 3) and (Stepping < 3)
        THEN
            SYSENTER/SYSEXIT_Not_Supported; FI;
        ELSE
```
When the CPUID instruction is executed on the Pentium Pro processor (model 1), the processor returns a the SEP flag as set, but does not support the SYSENTER/SYSEXIT instructions.

**Operation**

\[
\begin{align*}
\text{IF CR0.PE} &= 0 \text{ THEN #GP(0); FI; } \\
\text{IF SYSENTER_CS_MSR[15:2]} &= 0 \text{ THEN #GP(0); FI; } \\
\text{EFLAGS.VM} &\leftarrow 0; \quad \text{(* Insures protected mode execution *)} \\
\text{EFLAGS.IF} &\leftarrow 0; \quad \text{(* Mask interrupts *)} \\
\text{EFLAGS.RF} &\leftarrow 0; \\
\text{CS.SEL} &\leftarrow \text{SYSENTER_CS_MSR} \quad \text{(* Operating system provides CS *)} \\
\text{CS.BASE} &\leftarrow 0; \quad \text{(* Set rest of CS to a fixed value *)} \\
\text{CS.LIMIT} &\leftarrow \text{FFFFFH}; \quad \text{(* Flat segment *)} \\
\text{CS.ARbyte.G} &\leftarrow 1; \quad \text{(* 4-GByte limit *)} \\
\text{CS.ARbyte.S} &\leftarrow 1; \quad \text{(* 4-KByte granularity *)} \\
\text{CS.ARbyte.TYPE} &\leftarrow 1011B; \quad \text{(* Execute + Read, Accessed *)} \\
\text{CS.ARbyte.D} &\leftarrow 1; \quad \text{(* 32-bit code segment*)} \\
\text{CS.ARbyte.DPL} &\leftarrow 0; \\
\text{CS.SEL.RPL} &\leftarrow 0; \\
\text{CS.ARbyte.P} &\leftarrow 1; \\
\text{CPL} &\leftarrow 0; \\
\text{SS.SEL} &\leftarrow \text{CS.SEL} + 8; \quad \text{(* Set rest of SS to a fixed value *)} \\
\text{SS.BASE} &\leftarrow 0; \quad \text{(* Flat segment *)} \\
\text{SS.LIMIT} &\leftarrow \text{FFFFFH}; \quad \text{(* 4-GByte limit *)} \\
\text{SS.ARbyte.G} &\leftarrow 1; \quad \text{(* 4-KByte granularity *)} \\
\text{SS.ARbyte.S} &\leftarrow ; \\
\text{SS.ARbyte.TYPE} &\leftarrow 0011B; \quad \text{(* Read/Write, Accessed *)} \\
\text{SS.ARbyte.D} &\leftarrow 1; \quad \text{(* 32-bit stack segment*)} \\
\text{SS.ARbyte.DPL} &\leftarrow 0; \\
\text{SS.SEL.RPL} &\leftarrow 0; \\
\text{SS.ARbyte.P} &\leftarrow 1; \\
\text{ESP} &\leftarrow \text{SYSENTER_ESP_MSR}; \\
\text{EIP} &\leftarrow \text{SYSENTER_EIP_MSR}; \\
\end{align*}
\]
**IA-32e Mode Operation**

In IA-32e mode, SYSENTER executes a fast system calls from user code running at privilege level 3 (in compatibility mode or 64-bit mode) to 64-bit executive procedures running at privilege level 0. This instruction is a companion instruction to the SYSEXIT instruction.

In IA-32e mode, the IA32_SYSENTER_EIP and IA32_SYSENTER_ESP MSRs hold 64-bit addresses and must be in canonical form; IA32_SYSENTER_CS must not contain a NULL selector.

When SYSENTER transfers control, the following fields are generated and bits set:

- **Target code segment** — Reads non-NULL selector from IA32_SYSENTER_CS.
- **New CS attributes** — L-bit = 1 (go to 64-bit mode); CS base = 0, CS limit = FFFFFFFFH.
- **Target instruction** — Reads 64-bit canonical address from IA32_SYSENTER_EIP.
- **Stack segment** — Computed by adding 8 to the value from IA32_SYSENTER_CS.
- **Stack pointer** — Reads 64-bit canonical address from IA32_SYSENTER_ESP.
- **New SS attributes** — SS base = 0, SS limit = FFFFFFFFH.

**Flags Affected**

VM, IF, RF (see Operation above)

**Protected Mode Exceptions**

#GP(0) If IA32_SYSENTER_CS[15:2] = 0.

**Real-Address Mode Exceptions**

#GP(0) If protected mode is not enabled.

**Virtual-8086 Mode Exceptions**

Same exceptions as in Protected Mode.

**Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

**64-Bit Mode Exceptions**

Same exceptions as in Protected Mode.
SYSEXIT—Fast Return from Fast System Call

### Description

Executes a fast return to privilege level 3 user code. SYSEXIT is a companion instruction to the SYSENTER instruction. The instruction is optimized to provide the maximum performance for returns from system procedures executing at protections levels 0 to user procedures executing at protection level 3. It must be executed from code executing at privilege level 0.

Prior to executing SYSEXIT, software must specify the privilege level 3 code segment and code entry point, and the privilege level 3 stack segment and stack pointer by writing values into the following MSR and general-purpose registers:

- **IA32_SYSENTER_CS** — Contains a 32-bit value, of which the lower 16 bits are the segment selector for the privilege level 0 code segment in which the processor is currently executing. This value is used to compute the segment selectors for the privilege level 3 code and stack segments.
- **EDX** — Contains the 32-bit offset into the privilege level 3 code segment to the first instruction to be executed in the user code.
- **ECX** — Contains the 32-bit stack pointer for the privilege level 3 stack.

The IA32_SYSENTER_CS MSR can be read from and written to using RDMSR/WRMSR. The register address is listed in Table 4-6. This address is defined to remain fixed for future Intel 64 and IA-32 processors.

When SYSEXIT is executed, the processor:

1. Adds 16 to the value in IA32_SYSENTER_CS and loads the sum into the CS selector register.
2. Loads the instruction pointer from the EDX register into the EIP register.
3. Adds 24 to the value in IA32_SYSENTER_CS and loads the sum into the SS selector register.
4. Loads the stack pointer from the ECX register into the ESP register.
5. Switches to privilege level 3.
6. Begins executing the user code at the EIP address.

See “SWAPGS—Swap GS Base Register” in this chapter for information about using the SYSENTER and SYSEXIT instructions as companion call and return instructions.
The SYSEXIT instruction always transfers program control to a protected-mode code segment with a DPL of 3. The instruction requires that the following conditions are met by the operating system:

- The segment descriptor for the selected user code segment selects a flat, 32-bit code segment of up to 4 GBytes, with execute, read, accessed, and non-conforming permissions.
- The segment descriptor for selected user stack segment selects a flat, 32-bit stack segment of up to 4 GBytes, with expand-up, read, write, and accessed permissions.

The SYSENTER can be invoked from all operating modes except real-address mode and virtual 8086 mode.

The SYSENTER and SYSEXIT instructions were introduced into the IA-32 architecture in the Pentium II processor. The availability of these instructions on a processor is indicated with the SYSENTER/SYSEXIT present (SEP) feature flag returned to the EDX register by the CPUID instruction. An operating system that qualifies the SEP flag must also qualify the processor family and model to ensure that the SYSENTER/SYSEXIT instructions are actually present. For example:

IF CPUID SEP bit is set
    THEN IF (Family = 6) and (Model < 3) and (Stepping < 3)
        THEN
            SYSENTER/SYSEXIT_Not_Supported; Fl;
        ELSE
            SYSENTER/SYSEXIT_Supported; Fl;
    Else;
Ft;

When the CPUID instruction is executed on the Pentium Pro processor (model 1), the processor returns the SEP flag as set, but does not support the SYSENTER/SYSEXIT instructions.

**Operation**

IF SYSENTER_CS_MSR[15:2] = 0 THEN #GP(0); Ft;
IF CR0.PE = 0 THEN #GP(0); Ft;
IF CPL ≠ 0 THEN #GP(0); Ft;
CS.SEL ← (SYSENTER_CS_MSR + 16); (* Segment selector for return CS *)
CS.BASE ← 0; (* Flat segment *)
CS.LIMIT ← FFFFFFFH; (* 4-GByte limit *)
CS.ARbyte.G ← 1; (* 4-KByte granularity *)
CS.ARbyte.S ← 1;
CS.ARbyte.TYPE ← 1011B; (* Execute, Read, Non-Conforming Code *)
CS.ARbyte.D ← 1; (* 32-bit code segment*)
CS.ARbyte.DPL ← 3;
IA-32e Mode Operation

In IA-32e mode, SYSEXIT executes a fast system calls from a 64-bit executive procedures running at privilege level 0 to user code running at privilege level 3 (in compatibility mode or 64-bit mode). This instruction is a companion instruction to the SYSENTER instruction.

In IA-32e mode, the IA32_SYSENTER_EIP and IA32_SYSENTER_ESP MSRs hold 64-bit addresses and must be in canonical form; IA32_SYSENTER_CS must not contain a NULL selector.

When the SYSEXIT instruction transfers control to compatibility mode user code when the operand size attribute is 32 bits, the following fields are generated and bits set:

- **Target code segment** — Computed by adding 16 to the value in the IA32_SYSENTER_CS.
- **New CS attributes** — L-bit = 0 (go to compatibility mode).
- **Target instruction** — Fetch the target instruction from 32-bit address in EDX.
• **Stack segment** — Computed by adding 24 to the value in IA32_SYSENTER_CS.
• **Stack pointer** — Update ESP from 32-bit address in ECX.

**Flags Affected**
None.

**Protected Mode Exceptions**
- #GP(0) If IA32_SYSENTER_CS[15:2] = 0.
- If CPL ≠ 0.

**Real-Address Mode Exceptions**
- #GP(0) If protected mode is not enabled.

**Virtual-8086 Mode Exceptions**
- #GP(0) Always

**Compatibility Mode Exceptions**
Same exceptions as in Protected Mode.

**64-Bit Mode Exceptions**
- #GP(0) If IA32_SYSENTER_CS = 0.
- If CPL ≠ 0.
- If ECX or EDX contains a non-canonical address.
SYSRET—Return From Fast System Call

### Description

SYSCALL saves the RIP of the instruction following the SYSCALL into RCX and loads the new RIP from the LSTAR (64-bit mode only). Upon return, SYSRET copies the value saved in RCX to the RIP.

In a return to 64-bit mode using Osize 64, SYSRET sets the CS selector value to MSR IA32_STAR[63:48] + 16. The SS is set to IA32_STAR[63:48] + 8.

SYSRET transfer control to compatibility mode using Osize 32. The CS selector value is set to MSR IA32_STAR[63:48]. The SS is set to IA32_STAR[63:48] + 8.

It is the responsibility of the OS to keep descriptors in the GDT/LDT that correspond to selectors loaded by SYSCALL/SYSRET consistent with the base, limit and attribute values forced by the these instructions.

Software should not alter the CS or SS descriptors in a manner that violates the following assumptions made by SYSCALL/SYSRET:

- CS and SS base and limit remain the same for all processes, including the operating system.
- CS of the SYSCALL target has a privilege level of 0.
- CS of the SYSRET target has a privilege level of 3.

SYSCALL/SYSRET do not check for violations of these assumptions.

### Operation

```plaintext
IF (CS.L ≠ 1) or (IA32_EFER.LMA ≠ 1) or (IA32_EFER.SCE ≠ 1)
(* Not in 64-Bit Mode or SYSCALL/SYSRET not enabled in IA32_EFER *)
    THEN #UD; FI;
IF (CPL ≠ 0)
    THEN #GP(0); FI;
IF (RCX ≠ CANONICAL_ADDRESS)
    THEN #GP(0); FI;
IF (OPERAND_SIZE = 64)
    THEN (* Return to 64-Bit Mode *)
        EFLAGS ← R11;
        CPL ← 0x3;
        CS(SEL) ← IA32_STAR[63:48] + 16;
        CS(PL) ← 0x3;
        SS(SEL) ← IA32_STAR[63:48] + 8;
```
SS(PL) ← 0x3;  
RIP ← RCX;  
ELSE (* Return to Compatibility Mode *)  
EFLAGS ← R11;  
CPL ← 0x3;  
CS(SEL) ← IA32_STAR[63:48];  
CS(PL) ← 0x3;  
SS(SEL) ← IA32_STAR[63:48] + 8;  
SS(PL) ← 0x3;  
EIP ← ECX;  
Fi;  

Flags Affected  
VM, IF, RF.

Protected Mode Exceptions  
#UD If Mode ≠ 64-Bit.

Real-Address Mode Exceptions  
#UD Instruction not recognized in this mode.

Virtual-8086 Mode Exceptions  
#UD Instruction not recognized in this mode.

Compatibility Mode Exceptions  
#UD Instruction not recognized in this mode.

64-Bit Mode Exceptions  
#UD If IA32_EFER.SCE bit = 0.  
#GP(0) If CPL ≠ 0.  
If ECX contains a non-canonical address.
## TEST—Logical Compare

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A8 ib</td>
<td>TEST AL, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>AND imm8 with AL; set SF, ZF, PF according to result.</td>
</tr>
<tr>
<td>A9 iw</td>
<td>TEST AX, imm16</td>
<td>Valid</td>
<td>Valid</td>
<td>AND imm16 with AX; set SF, ZF, PF according to result.</td>
</tr>
<tr>
<td>A9 id</td>
<td>TEST EAX, imm32</td>
<td>Valid</td>
<td>Valid</td>
<td>AND imm32 with EAX; set SF, ZF, PF according to result.</td>
</tr>
<tr>
<td></td>
<td>REX.W + A9 id</td>
<td>Valid</td>
<td>N.E.</td>
<td>AND imm32 sign-extended to 64-bits with RAX; set SF, ZF, PF according to result.</td>
</tr>
<tr>
<td>F6 /0 ib</td>
<td>TEST r/m8, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>AND imm8 with r/m8; set SF, ZF, PF according to result.</td>
</tr>
<tr>
<td>REX + F6 /0 ib</td>
<td>TEST r/m8*, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>AND imm8 with r/m8; set SF, ZF, PF according to result.</td>
</tr>
<tr>
<td>F7 /0 iw</td>
<td>TEST r/m16, imm16</td>
<td>Valid</td>
<td>Valid</td>
<td>AND imm16 with r/m16; set SF, ZF, PF according to result.</td>
</tr>
<tr>
<td>F7 /0 id</td>
<td>TEST r/m32, imm32</td>
<td>Valid</td>
<td>Valid</td>
<td>AND imm32 with r/m32; set SF, ZF, PF according to result.</td>
</tr>
<tr>
<td>REX.W + F7 /0 id</td>
<td>TEST r/m64, imm32</td>
<td>Valid</td>
<td>N.E.</td>
<td>AND imm32 sign-extended to 64-bits with r/m64; set SF, ZF, PF according to result.</td>
</tr>
<tr>
<td>84 /r</td>
<td>TEST r/m8, r8</td>
<td>Valid</td>
<td>Valid</td>
<td>AND r8 with r/m8; set SF, ZF, PF according to result.</td>
</tr>
<tr>
<td>REX + 84 /r</td>
<td>TEST r/m8*, r8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>AND r8 with r/m8; set SF, ZF, PF according to result.</td>
</tr>
<tr>
<td>85 /r</td>
<td>TEST r/m16, r16</td>
<td>Valid</td>
<td>Valid</td>
<td>AND r16 with r/m16; set SF, ZF, PF according to result.</td>
</tr>
<tr>
<td>85 /r</td>
<td>TEST r/m32, r32</td>
<td>Valid</td>
<td>Valid</td>
<td>AND r32 with r/m32; set SF, ZF, PF according to result.</td>
</tr>
<tr>
<td>REX.W + 85 /r</td>
<td>TEST r/m64, r64</td>
<td>Valid</td>
<td>N.E.</td>
<td>AND r64 with r/m64; set SF, ZF, PF according to result.</td>
</tr>
</tbody>
</table>

**NOTES:**

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.
Description
Computes the bit-wise logical AND of first operand (source 1 operand) and the second operand (source 2 operand) and sets the SF, ZF, and PF status flags according to the result. The result is then discarded.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

Operation
\[
\text{TEMP} \leftarrow \text{SRC1 AND SRC2}; \\
\text{SF} \leftarrow \text{MSB}(\text{TEMP}); \\
\text{IF } \text{TEMP} = 0 \\
\quad \text{THEN ZF} \leftarrow 1; \\
\quad \text{ELSE ZF} \leftarrow 0; \\
\text{FI:} \\
\text{PF} \leftarrow \text{BitwiseXNOR}(\text{TEMP}[0:7]); \\
\text{CF} \leftarrow 0; \\
\text{OF} \leftarrow 0; \\
(* \text{ AF is undefined *})
\]

Flags Affected
The OF and CF flags are set to 0. The SF, ZF, and PF flags are set according to the result (see the "Operation" section above). The state of the AF flag is undefined.

Protected Mode Exceptions
- **#GP(0)** If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
  - If the DS, ES, FS, or GS register contains a NULL segment selector.
- **#SS(0)** If a memory operand effective address is outside the SS segment limit.
- **#PF(fault-code)** If a page fault occurs.
- **#AC(0)** If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
Real-Address Mode Exceptions

#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions

Same exceptions as in Protected Mode.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
UCOMISD—Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 2E /r</td>
<td>UCOMISD xmm1, xmm2/m64</td>
<td>Valid</td>
<td>Valid</td>
<td>Compares (unordered) the low double-precision floating-point values in xmm1 and xmm2/m64 and set the EFLAGS accordingly.</td>
</tr>
</tbody>
</table>

**Description**

Performs and unordered compare of the double-precision floating-point values in the low quadwords of source operand 1 (first operand) and source operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The OF, SF and AF flags in the EFLAGS register are set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN).

Source operand 1 is an XMM register; source operand 2 can be an XMM register or a 64 bit memory location.

The UCOMISD instruction differs from the COMISD instruction in that it signals a SIMD floating-point invalid operation exception (#I) only when a source operand is an SNaN. The COMISD instruction signals an invalid operation exception if a source operand is either a QNaN or an SNaN.

The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

RESULT ← UnorderedCompare(SRC1[63:0] < > SRC2[63:0])

(* Set EFLAGS *)

CASE (RESULT) OF

  UNORDERED: ZF, PF, CF ← 111;
  GREATER_THAN: ZF, PF, CF ← 000;
  LESS_THAN: ZF, PF, CF ← 001;
  EQUAL: ZF, PF, CF ← 100;

ESAC;

OF, AF, SF ← 0;
INSTRUCTION SET REFERENCE, N-Z

Intel C/C++ Compiler Intrinsic Equivalent

```c
int_mm_ucomieq_sd(__m128d a, __m128d b)
int_mm_ucomilt_sd(__m128d a, __m128d b)
int_mm_ucomile_sd(__m128d a, __m128d b)
int_mm_ucomigt_sd(__m128d a, __m128d b)
int_mm_ucomige_sd(__m128d a, __m128d b)
int_mm_ucomineq_sd(__m128d a, __m128d b)
```

SIMD Floating-Point Exceptions

Invalid (if SNaN operands), Denormal.

Protected Mode Exceptions

- **#GP(0)** For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
- **#SS(0)** For an illegal address in the SS segment.
- **#PF(fault-code)** For a page fault.
- **#NM** If CR0.TS[bit 3] = 1.
- **#UD** If an unmasked SIMD floating-point exception and CR4.OSXMMXEMXCP[bit 10] = 0.
  - If CR0.EM[bit 2] = 1.
  - If CR4.OSFXSR[bit 9] = 0.
  - If CPUID.01H:EDX.SSE2[bit 26] = 0.
- **#AC(0)** If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

- **GP(0)** If any part of the operand lies outside the effective address space from 0 to FFFFH.
- **#NM** If CR0.TS[bit 3] = 1.
- **#UD** If an unmasked SIMD floating-point exception and CR4.OSXMMXEMXCP[bit 10] = 0.
  - If CR0.EM[bit 2] = 1.
  - If CR4.OSFXSR[bit 9] = 0.
  - If CPUID.01H:EDX.SSE2[bit 26] = 0.
Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#XM If an unmasked SIMD floating-point exception and CR4.OSXMMEXCPT[bit 10] = 1.
#UD If an unmasked SIMD floating-point exception and CR4.OSXMMEXCPT[bit 10] = 0.
If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
UCOMISS—Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>OF 2E /r</td>
<td>UCOMISS xmm1, xmm2/m32</td>
<td>Valid</td>
<td>Valid</td>
<td>Compare lower single-precision floating-point value in xmm1 register with lower single-precision floating-point value in xmm2/mem and set the status flags accordingly.</td>
</tr>
</tbody>
</table>

**Description**

Performs and unordered compare of the single-precision floating-point values in the low doublewords of the source operand 1 (first operand) and the source operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). In The OF, SF and AF flags in the EFLAGS register are set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN).

Source operand 1 is an XMM register; source operand 2 can be an XMM register or a 32 bit memory location.

The UCOMISS instruction differs from the COMISS instruction in that it signals a SIMD floating-point invalid operation exception (#I) only when a source operand is an SNaN. The COMISS instruction signals an invalid operation exception if a source operand is either a QNaN or an SNaN.

The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

RESULT ← UnorderedCompare(SRC1[31:0] <> SRC2[31:0])
(* Set EFLAGS *)

CASE (RESULT) OF
    UNORDERED: ZF,PF,CF ← 111;
    GREATER_THAN: ZF,PF,CF ← 000;
    LESS_THAN: ZF,PF,CF ← 001;
    EQUAL: ZF,PF,CF ← 100;
ESAC;
OF,AF,SF ← 0;
Intel C/C++ Compiler Intrinsic Equivalent

int_mm_ucomieq_ss(__m128 a, __m128 b)
int_mm_ucomilt_ss(__m128 a, __m128 b)
int_mm_ucomile_ss(__m128 a, __m128 b)
int_mm_ucomigt_ss(__m128 a, __m128 b)
int_mm_ucomige_ss(__m128 a, __m128 b)
int_mm_ucomineq_ss(__m128 a, __m128 b)

SIMD Floating-Point Exceptions
Invalid (if SNaN operands), Denormal.

Protected Mode Exceptions

#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
#SS(0) For an illegal address in the SS segment.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#XM If an unmasked SIMD floating-point exception and CR4.OSXMEXCPT[bit 10] = 1.
#UD If an unmasked SIMD floating-point exception and CR4.OSXMEXCPT[bit 10] = 0.
   If CR0.EM[bit 2] = 1.
   If CR4.OSFXSR[bit 9] = 0.
   If CPUID.01H:EDX.SSE[bit 25] = 0.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

GP(0) If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM If CR0.TS[bit 3] = 1.
#XM If an unmasked SIMD floating-point exception and CR4.OSXMEXCPT[bit 10] = 1.
#UD If an unmasked SIMD floating-point exception and CR4.OSXMEXCPT[bit 10] = 0.
   If CR0.EM[bit 2] = 1.
   If CR4.OSFXSR[bit 9] = 0.
   If CPUID.01H:EDX.SSE[bit 25] = 0.
INSTRUCTION SET REFERENCE, N-Z

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#XM If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 1.
#UD If an unmasked SIMD floating-point exception and CR4.OSXM-MEXCPT[bit 10] = 0.
If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
UD2—Undefined Instruction

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 0B</td>
<td>UD2</td>
<td>Valid</td>
<td>Valid</td>
<td>Raise invalid opcode exception.</td>
</tr>
</tbody>
</table>

**Description**

Generates an invalid opcode. This instruction is provided for software testing to explicitly generate an invalid opcode. The opcode for this instruction is reserved for this purpose.

Other than raising the invalid opcode exception, this instruction is the same as the NOP instruction.

This instruction’s operation is the same in non-64-bit modes and 64-bit mode.

**Operation**

#UD (* Generates invalid opcode exception *);

**Flags Affected**

None.

**Exceptions (All Operating Modes)**

#UD Instruction is guaranteed to raise an invalid opcode exception in all operating modes.
UNPCKHPD—Unpack and Interleave High Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 15</td>
<td>UNPCKHPD xmm1,</td>
<td>Valid</td>
<td>Valid</td>
<td>Unpacks and interleaves double-precision floating-point values from high quadwords of xmm1 and xmm2/m128.</td>
</tr>
<tr>
<td>r</td>
<td>xmm2/m128</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Description**

Performs an interleaved unpack of the high double-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-15. The source operand can be an XMM register or a 128-bit memory location; the destination operand is an XMM register.

![Figure 4-15. UNPCKHPD Instruction High Unpack and Interleave Operation](image)

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

\[
\text{DEST}[63:0] \leftarrow \text{DEST}[127:64]; \\
\text{DEST}[127:64] \leftarrow \text{SRC}[127:64];
\]
Intel C/C++ Compiler Intrinsic Equivalent
UNPCKHPD__m128d_mm_unpackhi_pd(__m128d a, __m128d b)

SIMD Floating-Point Exceptions
None.

Protected Mode Exceptions
#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0) For an illegal address in the SS segment.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.

Real-Address Mode Exceptions
#GP(0) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
INSTRUCTION SET REFERENCE, N-Z

#GP(0) If the memory address is in a non-canonical form.
   If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
   If CR4.OSFXSR[bit 9] = 0.
   If CPUID.01H:EDX.SSE2[bit 26] = 0.
UNPCKHPS—Unpack and Interleave High Packed Single-Precision Floating-Point Values

Description

Performs an interleaved unpack of the high-order single-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-16. The source operand can be an XMM register or a 128-bit memory location; the destination operand is an XMM register.

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

Operation

DEST[31:0] ← DEST[95:64];
DEST[63:32] ← SRC[95:64];
DEST[95:64] ← DEST[127:96];
DEST[127:96] ← SRC[127:96];
INSTRUCTION SET REFERENCE, N-Z

Intel C/C++ Compiler Intrinsic Equivalent
UNPCKHPS __m128 __mm_unpackhi_ps(__m128 a, __m128 b)

SIMD Floating-Point Exceptions
None.

Protected Mode Exceptions
#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
   If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0) For an illegal address in the SS segment.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
   If CR4.OSFXSR[bit 9] = 0.
   If CPUID.01H:EDX.SSE[bit 25] = 0.

Real-Address Mode Exceptions
#GP(0) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
   If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
   If CR4.OSFXSR[bit 9] = 0.
   If CPUID.01H:EDX.SSE[bit 25] = 0.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0)  If the memory address is in a non-canonical form.
       If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#PF(fault-code)  For a page fault.
#NM  If CR0.TS[bit 3] = 1.
#UD  If CR0.EM[bit 2] = 1.
       If CR4.OSFXSR[bit 9] = 0.
       If CPUID.01H:EDX.SSE[bit 25] = 0.
UNPCKLPD—Unpack and Interleave Low Packed Double-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 14</td>
<td>UNPCKLPD xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Unpacks and Interleaves double-precision floating-point values from low quadwords of xmm1 and xmm2/m128.</td>
</tr>
</tbody>
</table>

**Description**

Performs an interleaved unpack of the low double-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-17. The source operand can be an XMM register or a 128-bit memory location; the destination operand is an XMM register.

**Figure 4-17. UNPCKLPD Instruction Low Unpack and Interleave Operation**

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

\[
\text{DEST}[63:0] \leftarrow \text{DEST}[63:0]; \\
\text{DEST}[127:64] \leftarrow \text{SRC}[63:0];
\]
Intel C/C++ Compiler Intrinsic Equivalent
UNPCKHPD __m128d _mm_unpacklo_pd(__m128d a, __m128d b)

SIMD Floating-Point Exceptions
None.

Protected Mode Exceptions
#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0) For an illegal address in the SS segment.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.

Real-Address Mode Exceptions
#GP(0) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
INSTRUCTION SET REFERENCE, N-Z

#GP(0) If the memory address is in a non-canonical form.
    If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
    If CR4.OSFXSR[bit 9] = 0.
    If CPUID.01H:EDX.SSE2[bit 26] = 0.
UNPCKLPS—Unpack and Interleave Low Packed Single-Precision Floating-Point Values

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 14</td>
<td>UNPCKLPS xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Unpacks and Interleaves single-precision floating-point values from low quadwords of xmm1 and xmm2/mem into xmm1.</td>
</tr>
</tbody>
</table>

**Description**

Performs an interleaved unpack of the low-order single-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-18. The source operand can be an XMM register or a 128-bit memory location; the destination operand is an XMM register.

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

\[
\begin{align*}
\text{DEST}[31:0] & \leftarrow \text{DEST}[31:0]; \\
\text{DEST}[63:32] & \leftarrow \text{SRC}[31:0]; \\
\text{DEST}[95:64] & \leftarrow \text{DEST}[63:32];
\end{align*}
\]
DEST[127:96] ← SRC[63:32];

Intel C/C++ Compiler Intrinsic Equivalent
UNPCKLPS __m128 _mm_unpacklo_ps(__m128 a, __m128 b)

SIMD Floating-Point Exceptions
None.

Protected Mode Exceptions
#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
#SS(0) For an illegal address in the SS segment.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.

Real-Address Mode Exceptions
#GP(0) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.
64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.
If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#PF(fault-code) For a page fault.

#NM If CR0.TS[bit 3] = 1.

#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE[bit 25] = 0.
VERR/VERW—Verify a Segment for Reading or Writing

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 00 /4</td>
<td>VERR r/m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Set ZF=1 if segment specified with r/m16 can be read.</td>
</tr>
<tr>
<td>0F 00 /5</td>
<td>VERW r/m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Set ZF=1 if segment specified with r/m16 can be written.</td>
</tr>
</tbody>
</table>

**Description**

Verifies whether the code or data segment specified with the source operand is readable (VERR) or writable (VERW) from the current privilege level (CPL). The source operand is a 16-bit register or a memory location that contains the segment selector for the segment to be verified. If the segment is accessible and readable (VERR) or writable (VERW), the ZF flag is set; otherwise, the ZF flag is cleared. Code segments are never verified as writable. This check cannot be performed on system segments.

To set the ZF flag, the following conditions must be met:

- The segment selector is not NULL.
- The selector must denote a descriptor within the bounds of the descriptor table (GDT or LDT).
- The selector must denote the descriptor of a code or data segment (not that of a system segment or gate).
- For the VERR instruction, the segment must be readable.
- For the VERW instruction, the segment must be a writable data segment.
- If the segment is not a conforming code segment, the segment’s DPL must be greater than or equal to (have less or the same privilege as) both the CPL and the segment selector’s RPL.

The validation performed is the same as is performed when a segment selector is loaded into the DS, ES, FS, or GS register, and the indicated access (read or write) is performed. The segment selector’s value cannot result in a protection exception, enabling the software to anticipate possible segment access problems.

This instruction’s operation is the same in non-64-bit modes and 64-bit mode. The operand size is fixed at 16 bits.

**Operation**

IF SRC(Offset) > (GDTR(Limit) or (LDTR(Limit))
    THEN ZF ← 0; Fl;

Read segment descriptor;

IF SegmentDescriptor(DescriptorType) = 0 (* System segment *
or (SegmentDescriptor(Type) ≠ conforming code segment)
and (CPL > DPL) or (RPL > DPL)
THEN
ZF ← 0;
ELSE
IF ((Instruction = VERR) and (Segment readable))
or ((Instruction = VERW) and (Segment writable))
THEN
ZF ← 1;
ELSE
FI;
FI;

Flags Affected
The ZF flag is set to 1 if the segment is accessible and readable (VERR) or writable (VERW); otherwise, it is set to 0.

Protected Mode Exceptions
The only exceptions generated for these instructions are those related to illegal addressing of the source operand.

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
     If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.

#SS(0) If a memory operand effective address is outside the SS segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#UD The VERR and VERW instructions are not recognized in real-address mode.

Virtual-8086 Mode Exceptions

#UD The VERR and VERW instructions are not recognized in virtual-8086 mode.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.
INSTRUCTION SETREFERENCE, N-Z

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
WAIT/FWAIT—Wait

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>9B</td>
<td>WAIT</td>
<td>Valid</td>
<td>Valid</td>
<td>Check pending unmasked floating-point exceptions.</td>
</tr>
<tr>
<td>9B</td>
<td>FWAIT</td>
<td>Valid</td>
<td>Valid</td>
<td>Check pending unmasked floating-point exceptions.</td>
</tr>
</tbody>
</table>

**Description**

Causes the processor to check for and handle pending, unmasked, floating-point exceptions before proceeding. (FWAIT is an alternate mnemonic for WAIT.)

This instruction is useful for synchronizing exceptions in critical sections of code. Coding a WAIT instruction after a floating-point instruction insures that any unmasked floating-point exceptions the instruction may raise are handled before the processor can modify the instruction’s results. See the section titled “Floating-Point Exception Synchronization” in Chapter 8 of the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1*, for more information on using the WAIT/FWAIT instruction.

This instruction’s operation is the same in non-64-bit modes and 64-bit mode.

**Operation**

CheckForPendingUnmaskedFloatingPointExceptions;

**FPU Flags Affected**

The C0, C1, C2, and C3 flags are undefined.

**Floating-Point Exceptions**

None.

**Protected Mode Exceptions**

#NM If CR0.MP[bit 1] = 1 and CR0.TS[bit 3] = 1.

**Real-Address Mode Exceptions**

#NM If CR0.MP[bit 1] = 1 and CR0.TS[bit 3] = 1.

**Virtual-8086 Mode Exceptions**

#NM If CR0.MP[bit 1] = 1 and CR0.TS[bit 3] = 1.
Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
Same exceptions as in Protected Mode.
WBINVD—Write Back and Invalidate Cache

**Description**

Writes back all modified cache lines in the processor’s internal cache to main memory and invalidates (flushes) the internal caches. The instruction then issues a special-function bus cycle that directs external caches to also write back modified data and another bus cycle to indicate that the external caches should be invalidated.

After executing this instruction, the processor does not wait for the external caches to complete their write-back and flushing operations before proceeding with instruction execution. It is the responsibility of hardware to respond to the cache write-back and flush signals.

The WBINVD instruction is a privileged instruction. When the processor is running in protected mode, the CPL of a program or procedure must be 0 to execute this instruction. This instruction is also a serializing instruction (see "Serializing Instructions" in Chapter 8 of the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A*).

In situations where cache coherency with main memory is not a concern, software can use the INVD instruction.

This instruction’s operation is the same in non-64-bit modes and 64-bit mode.

**IA-32 Architecture Compatibility**

The WBINVD instruction is implementation dependent, and its function may be implemented differently on future Intel 64 and IA-32 processors. The instruction is not supported on IA-32 processors earlier than the Intel486 processor.

**Operation**

WriteBack(InternalCaches);
Flush(InternalCaches);
SignalWriteBack(ExternalCaches);
SignalFlush(ExternalCaches);
Continue; (* Continue execution *)

**Flags Affected**

None.
Protected Mode Exceptions

#GP(0)  If the current privilege level is not 0.

Real-Address Mode Exceptions

None.

Virtual-8086 Mode Exceptions

#GP(0)  The WBINVD instruction cannot be executed at the virtual-8086 mode.

Compatibility Mode Exceptions

Same exceptions as in Protected Mode.

64-Bit Mode Exceptions

Same exceptions as in Protected Mode.
WRMSR—Write to Model Specific Register

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 30</td>
<td>WRMSR</td>
<td>Valid</td>
<td>Valid</td>
<td>Write the value in EDX:EAX to MSR specified by ECX.</td>
</tr>
<tr>
<td>REX.W + OF 30</td>
<td>WRMSR</td>
<td>Valid</td>
<td>N.E.</td>
<td>Write the value in RDX[31:0]; RAX[31:0] to MSR specified by RCX.</td>
</tr>
</tbody>
</table>

**Description**

In legacy and compatibility mode, writes the contents of registers EDX:EAX into the 64-bit model specific register (MSR) specified by the ECX register. The value loaded into the ECX register is the address of the MSR. The contents of the EDX register are copied to high-order 32 bits of the selected MSR and the contents of the EAX register are copied to low-order 32 bits of the MSR. Undefined or reserved bits in an MSR should be set to values previously read.

This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection exception #GP(0) is generated. Specifying a reserved or unimplemented MSR address in ECX will also cause a general protection exception. The processor will also generate a general protection exception if software attempts to write to bits in a reserved MSR.

When the WRMSR instruction is used to write to an MTRR, the TLBs are invalidated. This includes global entries (see “Translation Lookaside Buffers (TLBs)” in Chapter 3 of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A).

MSRs control functions for testability, execution tracing, performance-monitoring and machine check errors. Appendix B, “Model-Specific Registers (MSRs)”, in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B, lists all MSRs that can be read with this instruction and their addresses. Note that each processor family has its own set of MSRs.

The WRMSR instruction is a serializing instruction (see “Serializing Instructions” in Chapter 7 of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A).

The CPUID instruction should be used to determine whether MSRs are supported (EDX[5]=1) before using this instruction.

In 64-bit mode, operation is the same as legacy mode, except that targeted registers are updated by MSR[63:32] = RDX[31:0], MSR[31:0] = RAX[31:0].

**IA-32 Architecture Compatibility**

The MSRs and the ability to read them with the WRMSR instruction were introduced into the IA-32 architecture with the Pentium processor. Execution of this instruction by an IA-32 processor earlier than the Pentium processor results in an invalid opcode exception #UD.
INSTRUCTION SET REFERENCE, N-Z

Operation

IF 64-Bit Mode and REX.W used
    THEN
        MSR[RCX] ← RDX:RAX;
    ELSE IF (Non-64-Bit Modes or Default 64-Bit Mode)
        MSR[ECX] ← EDX:EAX; FI;

Flags Affected

None.

Protected Mode Exceptions

#GP(0) If the current privilege level is not 0.
    If the value in ECX specifies a reserved or unimplemented MSR address.
    If the value in EDX:EAX sets bits that are reserved in the MSR specified by ECX.

Real-Address Mode Exceptions

#GP(0) If the value in ECX specifies a reserved or unimplemented MSR address.
    If the value in EDX:EAX sets bits that are reserved in the MSR specified by ECX.

Virtual-8086 Mode Exceptions

#GP(0) The WRMSR instruction is not recognized in virtual-8086 mode.

Compatibility Mode Exceptions

Same exceptions as in Protected Mode.

64-Bit Mode Exceptions

Same exceptions as in Protected Mode.
XADD—Exchange and Add

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Comp/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F C0 /r</td>
<td>XADD r/m8, r8</td>
<td>Valid</td>
<td>Valid</td>
<td>Exchange r8 and r/m8; load sum into r/m8.</td>
</tr>
<tr>
<td>REX + 0F C0 /r</td>
<td>XADD r/m8*, r8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Exchange r8 and r/m8; load sum into r/m8.</td>
</tr>
<tr>
<td>0F C1 /r</td>
<td>XADD r/m16, r16</td>
<td>Valid</td>
<td>Valid</td>
<td>Exchange r16 and r/m16; load sum into r/m16.</td>
</tr>
<tr>
<td>0F C1 /r</td>
<td>XADD r/m32, r32</td>
<td>Valid</td>
<td>Valid</td>
<td>Exchange r32 and r/m32; load sum into r/m32.</td>
</tr>
<tr>
<td>REX.W + 0F C1 /r</td>
<td>XADD r/m64, r64</td>
<td>Valid</td>
<td>N.E.</td>
<td>Exchange r64 and r/m64; load sum into r/m64.</td>
</tr>
</tbody>
</table>

NOTES:
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Description

Exchanges the first operand (destination operand) with the second operand (source operand), then loads the sum of the two values into the destination operand. The destination operand can be a register or a memory location; the source operand is a register.

In 64-bit mode, the instruction’s default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

IA-32 Architecture Compatibility

IA-32 processors earlier than the Intel486 processor do not recognize this instruction. If this instruction is used, you should provide an equivalent code sequence that runs on earlier processors.

Operation

\[
\begin{align*}
\text{TEMP} & \leftarrow \text{SRC} + \text{DEST}; \\
\text{SRC} & \leftarrow \text{DEST}; \\
\text{DEST} & \leftarrow \text{TEMP};
\end{align*}
\]
INSTRUCTION SET REFERENCE, N-Z

Flags Affected
The CF, PF, AF, SF, ZF, and OF flags are set according to the result of the addition, which is stored in the destination operand.

Protected Mode Exceptions
#GP(0)  If the destination is located in a non-writable segment.
        If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
        If the DS, ES, FS, or GS register contains a NULL segment selector.
#SS(0)  If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)  If a page fault occurs.
#AC(0)  If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

Real-Address Mode Exceptions
#GP  If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS  If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions
#GP(0)  If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0)  If a memory operand effective address is outside the SS segment limit.
#PF(fault-code)  If a page fault occurs.
#AC(0)  If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0)  If a memory address referencing the SS segment is in a non-canonical form.
#GP(0)  If the memory address is in a non-canonical form.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
## XCHG—Exchange Register/Memory with Register

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>90+rw</td>
<td>XCHG AX, r16</td>
<td>Valid</td>
<td>Valid</td>
<td>Exchange AX with AX.</td>
</tr>
<tr>
<td>90+rw</td>
<td>XCHG r16, AX</td>
<td>Valid</td>
<td>Valid</td>
<td>Exchange AX with r16.</td>
</tr>
<tr>
<td>90+rd</td>
<td>XCHG EAX, r32</td>
<td>Valid</td>
<td>Valid</td>
<td>Exchange r32 with EAX.</td>
</tr>
<tr>
<td>REX.W + 90+rd</td>
<td>XCHG RAX, r64</td>
<td>Valid</td>
<td>N.E.</td>
<td>Exchange r64 with RAX.</td>
</tr>
<tr>
<td>90+rd</td>
<td>XCHG r32, EAX</td>
<td>Valid</td>
<td>Valid</td>
<td>Exchange EAX with r32.</td>
</tr>
<tr>
<td>REX.W + 90+rd</td>
<td>XCHG r64, RAX</td>
<td>Valid</td>
<td>N.E.</td>
<td>Exchange RAX with r64.</td>
</tr>
<tr>
<td>86 /r</td>
<td>XCHG r/m8, r8</td>
<td>Valid</td>
<td>Valid</td>
<td>Exchange r8 (byte register) with byte from r/m8.</td>
</tr>
<tr>
<td>REX + 86 /r</td>
<td>XCHG r/m8*, r8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Exchange r8 (byte register) with byte from r/m8.</td>
</tr>
<tr>
<td>86 /r</td>
<td>XCHG r8, r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>Exchange byte from r/m8 with r8 (byte register).</td>
</tr>
<tr>
<td>REX + 86 /r</td>
<td>XCHG r8*, r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>Exchange byte from r/m8 with r8 (byte register).</td>
</tr>
<tr>
<td>87 /r</td>
<td>XCHG r/m16, r16</td>
<td>Valid</td>
<td>Valid</td>
<td>Exchange r16 with word from r/m16.</td>
</tr>
<tr>
<td>87 /r</td>
<td>XCHG r16, r/m16</td>
<td>Valid</td>
<td>Valid</td>
<td>Exchange word from r/m16 with r16.</td>
</tr>
<tr>
<td>87 /r</td>
<td>XCHG r/m32, r32</td>
<td>Valid</td>
<td>Valid</td>
<td>Exchange r32 with doubleword from r/m32.</td>
</tr>
<tr>
<td>REX.W + 87 /r</td>
<td>XCHG r/m64, r64</td>
<td>Valid</td>
<td>N.E.</td>
<td>Exchange r64 with quadword from r/m64.</td>
</tr>
<tr>
<td>87 /r</td>
<td>XCHG r32, r/m32</td>
<td>Valid</td>
<td>Valid</td>
<td>Exchange doubleword from r/m32 with r32.</td>
</tr>
<tr>
<td>REX.W + 87 /r</td>
<td>XCHG r64, r/m64</td>
<td>Valid</td>
<td>N.E.</td>
<td>Exchange quadword from r/m64 with r64.</td>
</tr>
</tbody>
</table>

### Notes:
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

### Description
Exchanges the contents of the destination (first) and source (second) operands. The operands can be two general-purpose registers or a register and a memory location. If a memory operand is referenced, the processor’s locking protocol is automatically implemented for the duration of the exchange operation, regardless of the presence
or absence of the LOCK prefix or of the value of the IOPL. (See the LOCK prefix
description in this chapter for more information on the locking protocol.)

This instruction is useful for implementing semaphores or similar data structures for
process synchronization. (See “Bus Locking” in Chapter 7 of the Intel® 64 and IA-32
Architectures Software Developer’s Manual, Volume 3A, for more information on bus
locking.)

The XCHG instruction can also be used instead of the BSWAP instruction for 16-bit
operands.

In 64-bit mode, the instruction’s default operation size is 32 bits. Using a REX prefix
in the form of REX.R permits access to additional registers (R8-R15). Using a REX
prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at
the beginning of this section for encoding data and limits.

Operation

\[
\text{TEMP} \leftarrow \text{DEST};
\text{DEST} \leftarrow \text{SRC};
\text{SRC} \leftarrow \text{TEMP};
\]

Flags Affected

None.

Protected Mode Exceptions

#GP(0) If either operand is in a non-writable segment.
If a memory operand effective address is outside the CS, DS,
ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment
selector.

#SS(0) If a memory operand effective address is outside the SS
segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory
reference is made while the current privilege level is 3.

Real-Address Mode Exceptions

#GP If a memory operand effective address is outside the CS, DS,
ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS
segment limit.
Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

Compatibility Mode Exceptions

Same exceptions as in Protected Mode.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
XLAT/XLATB—Table Look-up Translation

### Description
Locates a byte entry in a table in memory, using the contents of the AL register as a table index, then copies the contents of the table entry back into the AL register. The index in the AL register is treated as an unsigned integer. The XLAT and XLATB instructions get the base address of the table in memory from either the DS:EBX or the DS:BX registers (depending on the address-size attribute of the instruction, 32 or 16, respectively). (The DS segment may be overridden with a segment override prefix.)

At the assembly-code level, two forms of this instruction are allowed: the "explicit-operand" form and the "no-operand" form. The explicit-operand form (specified with the XLAT mnemonic) allows the base address of the table to be specified explicitly with a symbol. This explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the symbol does not have to specify the correct base address. The base address is always specified by the DS:(E)BX registers, which must be loaded correctly before the XLAT instruction is executed.

The no-operands form (XLATB) provides a "short form" of the XLAT instructions. Here also the processor assumes that the DS:(E)BX registers contain the base address of the table.

In 64-bit mode, operation is similar to that in legacy or compatibility mode. AL is used to specify the table index (the operand size is fixed at 8 bits). RBX, however, is used to specify the table's base address. See the summary chart at the beginning of this section for encoding data and limits.

### Operation

**IF AddressSize = 16**

```
THEN
    AL ← (DS:BX + ZeroExtend(AL));
```

**ELSE IF (AddressSize = 32)**

```
    AL ← (DS:EBX + ZeroExtend(AL)); Fl;
```

**ELSE (AddressSize = 64)**

```
AL ← (RBX + ZeroExtend(AL));
Fl;

Flags Affected
None.

Protected Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.

Real-Address Mode Exceptions
#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS If a memory operand effective address is outside the SS segment limit.

Virtual-8086 Mode Exceptions
#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code) If a page fault occurs.
XOR—Logical Exclusive OR

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/ Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>34 ib</td>
<td>XOR AL, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>AL XOR imm8.</td>
</tr>
<tr>
<td>35 iw</td>
<td>XOR AX, imm16</td>
<td>Valid</td>
<td>Valid</td>
<td>AX XOR imm16.</td>
</tr>
<tr>
<td>35 id</td>
<td>XOR EAX, imm32</td>
<td>Valid</td>
<td>Valid</td>
<td>EAX XOR imm32.</td>
</tr>
<tr>
<td>REX.W + 35 id</td>
<td>XOR RAX, imm32</td>
<td>Valid</td>
<td>N.E.</td>
<td>RAX XOR imm32 (sign-extended).</td>
</tr>
<tr>
<td>80 /6 ib</td>
<td>XOR r/m8, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>r/m8 XOR imm8.</td>
</tr>
<tr>
<td>REX + 80 /6 ib</td>
<td>XOR r/m8*, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>r/m8 XOR imm8.</td>
</tr>
<tr>
<td>81 /6 iw</td>
<td>XOR r/m16, imm16</td>
<td>Valid</td>
<td>Valid</td>
<td>r/m16 XOR imm16.</td>
</tr>
<tr>
<td>81 /6 id</td>
<td>XOR r/m32, imm32</td>
<td>Valid</td>
<td>Valid</td>
<td>r/m32 XOR imm32.</td>
</tr>
<tr>
<td>REX.W + 81 /6 id</td>
<td>XOR r/m64, imm32</td>
<td>Valid</td>
<td>N.E.</td>
<td>r/m64 XOR imm32 (sign-extended).</td>
</tr>
<tr>
<td>83 /6 ib</td>
<td>XOR r/m16, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>r/m16 XOR imm8 (sign-extended).</td>
</tr>
<tr>
<td>83 /6 ib</td>
<td>XOR r/m32, imm8</td>
<td>Valid</td>
<td>Valid</td>
<td>r/m32 XOR imm8 (sign-extended).</td>
</tr>
<tr>
<td>REX.W + 83 /6 ib</td>
<td>XOR r/m64, imm8</td>
<td>Valid</td>
<td>N.E.</td>
<td>r/m64 XOR imm8 (sign-extended).</td>
</tr>
<tr>
<td>30 /r</td>
<td>XOR r/m8, r8</td>
<td>Valid</td>
<td>Valid</td>
<td>r/m8 XOR r8.</td>
</tr>
<tr>
<td>REX + 30 /r</td>
<td>XOR r/m8*, r8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>r/m8 XOR r8.</td>
</tr>
<tr>
<td>31 /r</td>
<td>XOR r/m16, r16</td>
<td>Valid</td>
<td>Valid</td>
<td>r/m16 XOR r16.</td>
</tr>
<tr>
<td>31 /r</td>
<td>XOR r/m32, r32</td>
<td>Valid</td>
<td>Valid</td>
<td>r/m32 XOR r32.</td>
</tr>
<tr>
<td>REX.W + 31 /r</td>
<td>XOR r/m64, r64</td>
<td>Valid</td>
<td>N.E.</td>
<td>r/m64 XOR r64.</td>
</tr>
<tr>
<td>32 /r</td>
<td>XOR r8, r/m8</td>
<td>Valid</td>
<td>Valid</td>
<td>r8 XOR r/m8.</td>
</tr>
<tr>
<td>REX + 32 /r</td>
<td>XOR r8*, r/m8*</td>
<td>Valid</td>
<td>N.E.</td>
<td>r8 XOR r/m8.</td>
</tr>
<tr>
<td>33 /r</td>
<td>XOR r16, r/m16</td>
<td>Valid</td>
<td>Valid</td>
<td>r16 XOR r/m16.</td>
</tr>
<tr>
<td>33 /r</td>
<td>XOR r32, r/m32</td>
<td>Valid</td>
<td>Valid</td>
<td>r32 XOR r/m32.</td>
</tr>
<tr>
<td>REX.W + 33 /r</td>
<td>XOR r64, r/m64</td>
<td>Valid</td>
<td>N.E.</td>
<td>r64 XOR r/m64.</td>
</tr>
</tbody>
</table>

NOTES:
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Description
Performs a bitwise exclusive OR (XOR) operation on the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result is 1 if the
corresponding bits of the operands are different; each bit is 0 if the corresponding bits are the same.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

**Operation**

DEST ← DEST XOR SRC;

**Flags Affected**

The OF and CF flags are cleared; the SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.

**Protected Mode Exceptions**

- **#GP(0)** If the destination operand points to a non-writable segment.
  - If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
  - If the DS, ES, FS, or GS register contains a NULL segment selector.

- **#SS(0)** If a memory operand effective address is outside the SS segment limit.

- **#PF(fault-code)** If a page fault occurs.

- **#AC(0)** If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.

**Real-Address Mode Exceptions**

- **#GP** If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

- **#SS** If a memory operand effective address is outside the SS segment limit.

**Virtual-8086 Mode Exceptions**

- **#GP(0)** If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

- **#SS(0)** If a memory operand effective address is outside the SS segment limit.

- **#PF(fault-code)** If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made.

**Compatibility Mode Exceptions**
Same exceptions as in Protected Mode.

**64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
**XORPD—Bitwise Logical XOR for Double-Precision Floating-Point Values**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>64-Bit Mode</th>
<th>Compat/Leg Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F 57</td>
<td>XORPD xmm1, xmm2/m128</td>
<td>Valid</td>
<td>Valid</td>
<td>Bitwise exclusive-OR of xmm2/m128 and xmm1.</td>
</tr>
</tbody>
</table>

**Description**

Performs a bitwise logical exclusive-OR of the two packed double-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the result in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

\[
\text{DEST}[127:0] \leftarrow \text{DEST}[127:0] \text{ BitwiseXOR } \text{SRC}[127:0];
\]

**Intel C/C++ Compiler Intrinsic Equivalent**

```
XORPD __m128d _mm_xor_pd(__m128d a, __m128d b)
```

**SIMD Floating-Point Exceptions**

None.

**Protected Mode Exceptions**

- **#GP(0)** For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
  - If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
- **#SS(0)** For an illegal address in the SS segment.
- **#PF(fault-code)** For a page fault.
- **#NM** If CR0.TS[bit 3] = 1.
- **#UD** If CR0.EM[bit 2] = 1.
  - If CR4.OSFXSR[bit 9] = 0.
  - If CPUID.01H:EDX.SSE2[bit 26] = 0.
Real-Address Mode Exceptions

#GP(0) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside the effective address space from 0 to FFFFH.

#NM If CR0.TS[bit 3] = 1.

#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.

Virtual-8086 Mode Exceptions

Same exceptions as in Real Address Mode

#PF(fault-code) For a page fault.

Compatibility Mode Exceptions

Same exceptions as in Protected Mode.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.
If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#PF(fault-code) For a page fault.

#NM If CR0.TS[bit 3] = 1.

#UD If CR0.EM[bit 2] = 1.
If CR4.OSFXSR[bit 9] = 0.
If CPUID.01H:EDX.SSE2[bit 26] = 0.
**XORPS—Bitwise Logical XOR for Single-Precision Floating-Point Values**

**Description**

Performs a bitwise logical exclusive-OR of the four packed single-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the result in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

**Operation**

\[
\text{DEST}[127:0] \leftarrow \text{DEST}[127:0] \text{ BitwiseXOR SRC}[127:0];
\]

**Intel C/C++ Compiler Intrinsic Equivalent**

XORPS  __m128 _mm_xor_ps(__m128 a, __m128 b)

**SIMD Floating-Point Exceptions**

None.

**Protected Mode Exceptions**

- **#GP(0)**
  
  For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.  
  
  If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

- **#SS(0)**
  
  For an illegal address in the SS segment.

- **#PF(fault-code)**
  
  For a page fault.

- **#NM**
  
  If CR0.TS[bit 3] = 1.

- **#UD**
  
  If CR0.Eimid[bit 2] = 1.  
  
  If CPUID.01H:EDX.SSE[bit 25] = 0.  
  
  If CPUID.01H:EDX.SSE[bit 25] = 0.
Real-Address Mode Exceptions
#GP(0) If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
   If any part of the operand lies outside the effective address space from 0 to FFFFH.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
   If CR4.OSFXSR[bit 9] = 0.
   If CPUID.01H:EDX.SSE[bit 25] = 0.

Virtual-8086 Mode Exceptions
Same exceptions as in Real Address Mode
#PF(fault-code) For a page fault.

Compatibility Mode Exceptions
Same exceptions as in Protected Mode.

64-Bit Mode Exceptions
#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
   If memory operand is not aligned on a 16-byte boundary, regardless of segment.
#PF(fault-code) For a page fault.
#NM If CR0.TS[bit 3] = 1.
#UD If CR0.EM[bit 2] = 1.
   If CR4.OSFXSR[bit 9] = 0.
   If CPUID.01H:EDX.SSE[bit 25] = 0.
INSTRUCTION SET REFERENCE, N-Z
5.1 OVERVIEW

This chapter describes the virtual-machine extensions (VMX) for the Intel 64 and IA-32 architectures. VMX is intended to support virtualization of processor hardware and a system software layer acting as a host to multiple guest software environments. The virtual-machine extensions (VMX) includes five instructions that manage the virtual-machine control structure (VMCS) and five instruction that manage VMX operation. Additional details of VMX are described in *IA-32 Intel Architecture Software Developer’s Manual, Volume 3B*.

The behavior of the VMCS-maintenance instructions is summarized below:

- **VMPTRLD** — This instruction takes a single 64-bit source operand that is in memory. It makes the referenced VMCS active and current, loading the current-VMCS pointer with this operand and establishes the current VMCS based on the contents of VMCS-data area in the referenced VMCS region. Because this makes the referenced VMCS active, a logical processor may start maintaining on the processor some of the VMCS data for the VMCS.

- **VMPTRST** — This instruction takes a single 64-bit destination operand that is in memory. The current-VMCS pointer is stored into the destination operand.

- **VMCLEAR** — This instruction takes a single 64-bit operand that is in memory. The instruction sets the launch state of the VMCS referenced by the operand to “clear”, renders that VMCS inactive, and ensures that data for the VMCS have been written to the VMCS-data area in the referenced VMCS region. If the operand is the same as the current-VMCS pointer, that pointer is made invalid.

- **VMREAD** — This instruction reads a component from the VMCS (the encoding of that field is given in a register operand) and stores it into a destination operand that may be a register or in memory.

- **VMWRITE** — This instruction writes a component to the VMCS (the encoding of that field is given in a register operand) from a source operand that may be a register or in memory.

The behavior of the VMX management instructions is summarized below:

- **VMCALL** — This instruction allows a guest in VMX non-root operation to call the VMM for service. A VM exit occurs, transferring control to the VMM.

- **VMLAUNCH** — This instruction launches a virtual machine managed by the VMCS. A VM entry occurs, transferring control to the VM.

- **VMRESUME** — This instruction resumes a virtual machine managed by the VMCS. A VM entry occurs, transferring control to the VM.

- **VMXOFF** — This instruction causes the processor to leave VMX operation.
• **VMXON** — This instruction takes a single 64-bit source operand that is in memory. It causes a logical processor to enter VMX root operation and to use the memory referenced by the operand to support VMX operation.

Only VMCALL can be executed in compatibility mode (causing a VM exit). The other VMX instructions generate invalid-opcode exceptions if executed in compatibility mode.

### 5.2 CONVENTIONS

The operation sections for the VMX instructions in Section 5.3 use the pseudo-function VMexit, which indicates that the logical processor performs a VM exit.

The operation sections also use the pseudo-functions VMsucceed, VMfail, VMfailInvalid, and VMfailValid. These pseudo-functions signal instruction success or failure by setting or clearing bits in RFLAGS and, in some cases, by writing the VM-instruction error field. The following pseudocode fragments detail these functions:

```plaintext
VMsucceed:
    CF ← 0;
    PF ← 0;
    AF ← 0;
    ZF ← 0;
    SF ← 0;
    OF ← 0;

VMfail(ErrorNumber):
    IF VMCS pointer is valid
        THEN VMfailValid(ErrorNumber);
        ELSE VMfailInvalid;
    FI;

VMfailInvalid:
    CF ← 1;
    PF ← 0;
    AF ← 0;
    ZF ← 0;
    SF ← 0;
    OF ← 0;
```
VMfailValid(ErrorNumber); // executed only if there is a current VMCS
    CF ← 0;
    PF ← 0;
    AF ← 0;
    ZF ← 1;
    SF ← 0;
    OF ← 0;
    Set the VM-instruction error field to ErrorNumber;

The different VM-instruction error numbers are enumerated in Appendix J, “VM Instruction Error Numbers,” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B.

5.3 VMX INSTRUCTIONS

This section provides detailed descriptions of the VMX instructions.
VMX INSTRUCTION REFERENCE

VMCALL—Call to VM Monitor

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 01 C1</td>
<td>VMCALL</td>
<td>Call to VM monitor by causing VM exit.</td>
</tr>
</tbody>
</table>

Description

This instruction allows guest software can make a call for service into an underlying VM monitor. The details of the programming interface for such calls are VMM-specific; this instruction does nothing more than cause a VM exit, registering the appropriate exit reason.

Use of this instruction in VMX root operation invokes an SMM monitor (see Section 24.16.2 in *IA-32 Intel Architecture Software Developer’s Manual, Volume 3B*). This invocation will activate the dual-monitor treatment of system-management interrupts (SMIs) and system-management mode (SMM) if it is not already active (see Section 24.16.6 in *IA-32 Intel Architecture Software Developer’s Manual, Volume 3B*).

Operation

IF not in VMX operation
    THEN #UD;
ELSIF in VMX non-root operation
    THEN VM exit;
ELSIF in SMM or if the valid bit in the IA32_SMM_MONITOR_CTL MSR is clear
    THEN VMfail(VMCALL executed in VMX root operation);
ELSIF (RFLAGS.VM = 1) OR (IA32_EFER.LMA = 1 and CS.L = 0)
    THEN #UD;
ELSIF CPL > 0
    THEN #GP(0);
ELSIF dual-monitor treatment of SMIs and SMM is active
    THEN perform an SMM VM exit (see Section 24.16.2 of the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B*);
ELSIF current-VMCS pointer is not valid
    THEN VMfailInvalid;
ELSIF launch state of current VMCS is not clear
    THEN VMfailValid(VMCALL with non-clear VMCS);
ELSIF VM-exit control fields are not valid (see Section 24.16.6.1 of the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B*)
    THEN VMfailValid(VMCALL with invalid VM-exit control fields);
ELSE
    enter SMM;
    read revision identifier in MSEG;
    IF revision identifier does not match that supported by processor
        THEN
leave SMM;
VMfailValid(VMCALL with incorrect MSEG revision identifier):
ELSE
read SMM-monitor features field in MSEG (see Section 24.16.6.2,
in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B*);
IF features field is invalid
THEN
leave SMM;
VMfailValid(VMCALL with invalid SMM-monitor features);
ELSE activate dual-monitor treatment of SMIs and SMM (see Section 24.16.6
in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume
3B*);
FI;
FI;
FI;

**Flags Affected**
See the operation section and Section 5.2.

**Use of Prefixes**
LOCK Causes #UD
REP* Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ)
Segment overrides Ignored
Operand size Causes #UD
Address size Ignored
REX Ignored

**Protected Mode Exceptions**
#GP(0) If the current privilege level is not 0 and the logical processor is in VMX root operation.
#UD If executed outside VMX operation.

**Real-Address Mode Exceptions**
#UD A logical processor cannot be in real-address mode while in VMX operation and the VMCALL instruction is not recognized outside VMX operation.

**Virtual-8086 Mode Exceptions**
#UD If executed outside VMX non-root operation.
VMX INSTRUCTION REFERENCE

**Compatibility Mode Exceptions**

#UD If executed outside VMX non-root operation.

**64-Bit Mode Exceptions**

#UD If executed outside VMX operation.
VMCLEAR—Clear Virtual-Machine Control Structure

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>66 0F C7 /6</td>
<td>VMCLEAR m64</td>
<td>Copy VMCS data to VMCS region in memory.</td>
</tr>
</tbody>
</table>

**Description**

This instruction applies to the VMCS whose VMCS region resides at the physical address contained in the instruction operand. The instruction ensures that VMCS data for that VMCS (some of these data may be currently maintained on the processor) are copied to the VMCS region in memory. It also initializes parts of the VMCS region (for example, it sets the launch state of that VMCS to clear). See Chapter 20, “Virtual-Machine Control Structures,” in the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B*.

The operand of this instruction is always 64 bits and is always in memory. If the operand is the current-VMCS pointer, then that pointer is made invalid (set to FFFFFFFF_FFFFFFFFH).

Note that the VMCLEAR instruction might not explicitly write any VMCS data to memory; the data may be already resident in memory before the VMCLEAR is executed.

**Operation**

IF (register operand) or (not in VMX operation) or (RFLAGS.VM = 1) or (IA32_EFER.LMA = 1 and CS.L = 0)  
THEN #UD;  
ELSIF in VMX non-root operation  
THEN VM exit;  
ELSIF CPL > 0  
THEN #GP(0);  
ELSE  
addr ← contents of 64-bit in-memory operand;  
IF addr is not 4KB-aligned OR  
(processor supports Intel 64 architecture and  
addr sets any bits beyond the physical-address width) OR  
(processor does not support Intel 64 architecture, addr sets any bits in the range 63:32)  
THEN VMfail(VMCLEAR with invalid physical address);  
ELSIF addr = VMXON pointer  
THEN VMfail(VMCLEAR with VMXON pointer);  
ELSE  
ensure that data for VMCS referenced by the operand is in memory;  
initialize implementation-specific data in VMCS region;  
launch state of VMCS referenced by the operand ← “clear”
IF operand addr = current-VMCS pointer
    THEN current-VMCS pointer ← FFFFFFFFF_FFFFFFFFH;
FI;
VMsucceed;
FI;
FI;

Flags Affected
See the operation section and Section 5.2.

Use of Prefixes
LOCK Causes #UD.
REP* Reserved and may cause unpredictable behavior (applies to both REPNE/REPNZ and REP/REPE/REPZ).
Segment overrides Treated normally
Operand size Ignored
Address size Treated normally
REX Register extensions treated normally; operand-size overrides ignored

Protected Mode Exceptions
#GP(0) If the current privilege level is not 0.
    If the memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
    If the DS, ES, FS, or GS register contains an unusable segment.
    If the operand is located in an execute-only code segment.
#PF(fault-code) If a page fault occurs in accessing the memory operand.
#SS(0) If the memory operand effective address is outside the SS segment limit.
    If the SS register contains an unusable segment.
#UD If operand is a register.
    If not in VMX operation.

Real-Address Mode Exceptions
#UD A logical processor cannot be in real-address mode while in VMX operation and the VMCLEAR instruction is not recognized outside VMX operation.
Virtual-8086 Mode Exceptions
#UD The VMCLEAR instruction is not recognized in virtual-8086 mode.

Compatibility Mode Exceptions
#UD The VMCLEAR instruction is not recognized in compatibility mode.

64-Bit Mode Exceptions
#GP(0) If the current privilege level is not 0.
If the source operand is in the CS, DS, ES, FS, or GS segments and the memory address is in a non-canonical form.
#PF(fault-code) If a page fault occurs in accessing the memory operand.
#SS(0) If the source operand is in the SS segment and the memory address is in a non-canonical form.
#UD If operand is a register.
If not in VMX operation.
VMX INSTRUCTION REFERENCE

VMLAUNCH/VMRESUME—Launch/Resume Virtual Machine

Description
Effects a VM entry managed by the current VMCS.

- VMLAUNCH fails if the launch state of current VMCS is not “clear”. If the instruction is successful, it sets the launch state to “launched.”

- VMRESUME fails if the launch state of the current VMCS is not “launched.”

If VM entry is attempted, the logical processor performs a series of consistency checks as detailed in Chapter 22, ”VM Entries,” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. Failure to pass checks on the VMX controls or on the host-state area passes control to the instruction following the VMLAUNCH or VMRESUME instruction. If these pass but checks on the guest-state area fail, the logical processor loads state from the host-state area of the VMCS, passing control to the instruction referenced by the RIP field in the host-state area.

VM entry is not allowed when events are blocked by MOV SS or POP SS. Neither VMLAUNCH nor VMRESUME should be used immediately after either MOV to SS or POP to SS.

Operation
IF (not in VMX operation) or (RFLAGS.VM = 1) or (IA32_EFER.LMA = 1 and CS.L = 0)
THEN #UD;
ELSIF in VMX non-root operation
    THEN VMexit;
ELSIF CPL > 0
    THEN #GP(0);
ELSIF current-VMCS pointer is not valid
    THEN VMfailInvalid;
ELSIF events are being blocked by MOV SS
    THEN VMfailValid(VM entry with events blocked by MOV SS);
ELSIF (VMLAUNCH and launch state of current VMCS is not “clear”)
    THEN VMfailValid(VMLAUNCH with non-clear VMCS);
ELSIF (VMRESUME and launch state of current VMCS is not “launched”)
    THEN VMfailValid(VMRESUME with non-launched VMCS);
ELSE
    Check settings of VMX controls and host-state area;
    IF invalid settings

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 01 C2</td>
<td>VMLAUNCH</td>
<td>Launch virtual machine managed by current VMCS.</td>
</tr>
<tr>
<td>0F 01 C3</td>
<td>VMRESUME</td>
<td>Resume virtual machine managed by current VMCS.</td>
</tr>
</tbody>
</table>
THEN VMfailValid(VM entry with invalid VMX-control field(s)) or
  VMfailValid(VM entry with invalid host-state field(s)) or
  VMfailValid(VM entry with invalid executive-VMCS pointer)) or
  VMfailValid(VM entry with non-launched executive VMCS) or
  VMfailValid(VM entry with executive-VMCS pointer not VMXON pointer)
  or
  VMfailValid(VM entry with invalid VM-execution control fields in executive
VMCS)
as appropriate;

ELSE
  Attempt to load guest state and PDPTRs as appropriate;
  clear address-range monitoring;
  IF failure in checking guest state or PDPTRs
    THEN VM entry fails (see Section 22.7, in the
    Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B);
  ELSE
    Attempt to load MSRs from VM-entry MSR-load area;
    IF failure
      THEN VM entry fails (see Section 22.7, in the Intel® 64 and IA-32
      Architectures Software Developer's Manual, Volume 3B);
    ELSE
      IF VMLAUNCH
        THEN launch state of VMCS ← "launched";
      FI;
      IF in SMM and "entry to SMM" VM-entry control is 0
        THEN
          IF "deactivate dual-monitor treatment" VM-entry control is 0
            THEN SMM-transfer VMCS pointer ← current-VMCS pointer;
          FI;
          IF executive-VMCS pointer is VMX pointer
            THEN current-VMCS pointer ← VMCS-link pointer;
            ELSE current-VMCS pointer ← executive-VMCS pointer;
          FI;
          leave SMM;
      FI;
      VM entry succeeds;
  FI;
FI;
Further details of the operation of the VM-entry appear in Chapter 22 of IA-32 Intel Architecture Software Developer’s Manual, Volume 3B.

**Flags Affected**
See the operation section and Section 5.2.

**Use of Prefixes**
- **LOCK** Causes #UD
- **REP** Causes #UD (includes REPNE/REPNZ and REP/REPE/REPZ)
- Segment overrides ignored
- **Operand size** Causes #UD
- **Address size** Ignored
- **REX** Ignored

**Protected Mode Exceptions**
- #GP(0) If the current privilege level is not 0.
- #UD If executed outside VMX operation.

**Real-Address Mode Exceptions**
- #UD A logical processor cannot be in real-address mode while in VMX operation and the VMLAUNCH and VMRESUME instructions are not recognized outside VMX operation.

**Virtual-8086 Mode Exceptions**
- #UD The VMLAUNCH and VMRESUME instructions are not recognized in virtual-8086 mode.

**Compatibility Mode Exceptions**
- #UD The VMLAUNCH and VMRESUME instructions are not recognized in compatibility mode.

**64-Bit Mode Exceptions**
- #GP(0) If the current privilege level is not 0.
- #UD If executed outside VMX operation.
VMPTRLD—Load Pointer to Virtual-Machine Control Structure

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F C7 /6</td>
<td>VMPTRLD m64</td>
<td>Loads the current VMCS pointer from memory.</td>
</tr>
</tbody>
</table>

**Description**

Marks the current-VMCS pointer valid and loads it with the physical address in the instruction operand. The instruction fails if its operand is not properly aligned, sets unsupported physical-address bits, or is equal to the VMXON pointer. In addition, the instruction fails if the 32 bits in memory referenced by the operand do not match the VMCS revision identifier supported by this processor.\(^1\)

The operand of this instruction is always 64 bits and is always in memory.

**Operation**

IF (register operand) or (not in VMX operation) or (RFLAGS.VM = 1) or (IA32_EFER.LMA = 1 and CS.L = 0)
THEN #UD;
ELSIF in VMX non-root operation
THEN VMexit;
ELSIF CPL > 0
THEN #GP(0);
ELSE
    addr ← contents of 64-bit in-memory source operand;
    IF addr is not 4KB-aligned OR
    (processor supports Intel 64 architecture and
    addr sets any bits beyond the processor’s physical-address width) OR
    processor does not support Intel 64 architecture and addr sets any bits in the range 63:32
    THEN VMfail(VMPTRLD with invalid physical address);
    ELSIF addr = VMXON pointer
    THEN VMfail(VMPTRLD with VMXON pointer);
    ELSE
        rev ← 32 bits located at physical address addr;
        IF rev ≠ VMCS revision identifier supported by processor
        THEN VMfail(VMPTRLD with incorrect VMCS revision identifier);
        ELSE
            current-VMCS pointer ← addr;
            VMsucceed;
        FI;

---

1. Software should consult the VMX capability MSR VMX_BASIC to discover the VMCS revision identifier supported by this processor (see Appendix G, “VMX Capability Reporting Facility,” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B).
VMX INSTRUCTION REFERENCE

Flags Affected
See the operation section and Section 5.2.

Use of Prefixes
LOCK Causes #UD
REPNE/REPNZ Causes #UD
REP/REPE/REPZ Changes encoding to that of VMXON; see “VMXON—Enter VMX Operation” for operation and interactions with other prefixes.
Segment overrides Treated normally
Operand size Changes encoding to that of VMCLEAR; see “VMCLEAR—Clear Virtual-Machine Control Structure” for operation and interactions with other prefixes.
Address size Treated normally
REX Register extensions treated normally; operand-size overrides ignored

Protected Mode Exceptions
#GP(0) If the current privilege level is not 0.
   If the memory source operand effective address is outside the
   CS, DS, ES, FS, or GS segment limit.
   If the DS, ES, FS, or GS register contains an unusable segment.
   If the source operand is located in an execute-only code
   segment.
#PF(fault-code) If a page fault occurs in accessing the memory source operand.
#SS(0) If the memory source operand effective address is outside the
   SS segment limit.
   If the SS register contains an unusable segment.
#UD If operand is a register.
   If not in VMX operation.

Real-Address Mode Exceptions
#UD A logical processor cannot be in real-address mode while in VMX
   operation and the VMPTRLD instruction is not recognized
   outside VMX operation.
Virtual-8086 Mode Exceptions
#UD The VMPTRLD instruction is not recognized in virtual-8086 mode.

Compatibility Mode Exceptions
#UD The VMPTRLD instruction is not recognized in compatibility mode.

64-Bit Mode Exceptions
#GP(0) If the current privilege level is not 0.
If the source operand is in the CS, DS, ES, FS, or GS segments and the memory address is in a non-canonical form.
#PF(fault-code) If a page fault occurs in accessing the memory source operand.
#SS(0) If the source operand is in the SS segment and the memory address is in a non-canonical form.
#UD If operand is a register.
If not in VMX operation.
VMX INSTRUCTION REFERENCE

VMPTRST—Store Pointer to Virtual-Machine Control Structure

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F C7 /7</td>
<td>VMPTRST</td>
<td>Stores the current VMCS pointer into memory.</td>
</tr>
</tbody>
</table>

**Description**

Stores the current-VMCS pointer into a specified memory address. The operand of this instruction is always 64 bits and is always in memory.

**Operation**

IF (register operand) or (not in VMX operation) or (RFLAGS.VM = 1) or (IA32_EFER.LMA = 1 and CS.L = 0)
   THEN #UD;
ELSIF in VMX non-root operation
   THEN VMexit;
ELSIF CPL > 0
   THEN #GP(0);
ELSE
   64-bit in-memory destination operand ← current-VMCS pointer;
   VMsucceed;
FI;

**Flags Affected**

See the operation section and Section 5.2.

**Use of Prefixes**

<table>
<thead>
<tr>
<th>Prefix</th>
<th>Effect</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOCK</td>
<td>Causes #UD</td>
</tr>
<tr>
<td>REP*</td>
<td>Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ)</td>
</tr>
<tr>
<td>Segment overrides</td>
<td>Treated normally</td>
</tr>
<tr>
<td>Operand size</td>
<td>Causes #UD</td>
</tr>
<tr>
<td>Address size</td>
<td>Treated normally</td>
</tr>
<tr>
<td>REX</td>
<td>Register extensions treated normally; operand-size overrides ignored</td>
</tr>
</tbody>
</table>

**Protected Mode Exceptions**

#GP(0)  
If the current privilege level is not 0. If the memory destination operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains an unusable segment.
If the destination operand is located in a read-only data segment or any code segment.

#PF(fault-code) If a page fault occurs in accessing the memory destination operand.

#SS(0) If the memory destination operand effective address is outside the SS segment limit.
If the SS register contains an unusable segment.

#UD If operand is a register.
If not in VMX operation.

**Real-Address Mode Exceptions**

#UD A logical processor cannot be in real-address mode while in VMX operation and the VMPTRST instruction is not recognized outside VMX operation.

**Virtual-8086 Mode Exceptions**

#UD The VMPTRST instruction is not recognized in virtual-8086 mode.

**Compatibility Mode Exceptions**

#UD The VMPTRST instruction is not recognized in compatibility mode.

**64-Bit Mode Exceptions**

#GP(0) If the current privilege level is not 0.
If the destination operand is in the CS, DS, ES, FS, or GS segments and the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs in accessing the memory destination operand.

#SS(0) If the destination operand is in the SS segment and the memory address is in a non-canonical form.

#UD If operand is a register.
If not in VMX operation.
VMREAD—Read Field from Virtual-Machine Control Structure

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 78</td>
<td>VMREAD r/m64, r64</td>
<td>Reads a specified VMCS field (in 64-bit mode).</td>
</tr>
<tr>
<td>0F 78</td>
<td>VMREAD r/m32, r32</td>
<td>Reads a specified VMCS field (outside 64-bit mode).</td>
</tr>
</tbody>
</table>

Description

Reads a specified field from the VMCS and stores it into a specified destination operand (register or memory).

The specific VMCS field is identified by the VMCS-field encoding contained in the register source operand. Outside IA-32e mode, the source operand has 32 bits, regardless of the value of CS.D. In 64-bit mode, the source operand has 64 bits; however, if bits 63:32 of the source operand are not zero, VMREAD will fail due to an attempt to access an unsupported VMCS component (see operation section).

The effective size of the primary source operand, which may be a register or in memory, is always 32 bits outside IA-32e mode (the setting of CS.D is ignored with respect to operand size) and 64 bits in 64-bit mode. If the VMCS field specified by the secondary source operand is shorter than this effective operand size, the high bits of the primary source operand are ignored. If the VMCS field is longer, then the high bits of the field are cleared to 0.

Note that any faults resulting from accessing a memory destination operand can occur only after determining, in the operation section below, that the VMCS pointer is valid and that the specified VMCS field is supported.

Operation

IF (not in VMX operation) or (RFLAGS.VM = 1) or (IA32_EFER.LMA = 1 and CS.L = 0)
THEN #UD;
ELSIF in VMX non-root operation
THEN VMexit;
ELSIF CPL > 0
THEN #GP(0);
ELSIF current-VMCS pointer is not valid
THEN VMfailInvalid;
ELSIF register source operand does not correspond to any VMCS field
THEN VMfailValid(VMREAD/VMWRITE from/to unsupported VMCS component);
ELSE
DEST ← contents of VMCS field indexed by register source operand;
VMsucceed;
FI;
Flags Affected
See the operation section and Section 5.2.

Use of Prefixes
LOCK Causes #UD
REP* Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ)
Segment overrides Treated normally
Operand size Causes #UD
Address size Treated normally
REX Register extensions treated normally; operand-size overrides ignored

Protected Mode Exceptions
#GP(0) If the current privilege level is not 0.
   If a memory destination operand effective address is outside the
   CS, DS, ES, FS, or GS segment limit.
   If the DS, ES, FS, or GS register contains an unusable segment.
   If the destination operand is located in a read-only data
   segment or any code segment.
#PF(fault-code) If a page fault occurs in accessing a memory destination
   operand.
#SS(0) If a memory destination operand effective address is outside the
   SS segment limit.
   If the SS register contains an unusable segment.
#UD If not in VMX operation.

Real-Address Mode Exceptions
#UD A logical processor cannot be in real-address mode while in VMX
   operation and the VMREAD instruction is not recognized outside
   VMX operation.

Virtual-8086 Mode Exceptions
#UD The VMREAD instruction is not recognized in virtual-8086 mode.

Compatibility Mode Exceptions
#UD The VMREAD instruction is not recognized in compatibility mode.
64-Bit Mode Exceptions

#GP(0)  If the current privilege level is not 0.
If the memory destination operand is in the CS, DS, ES, FS, or GS segments and the memory address is in a non-canonical form.

#PF(fault-code)  If a page fault occurs in accessing a memory destination operand.

#SS(0)  If the memory destination operand is in the SS segment and the memory address is in a non-canonical form.

#UD  If not in VMX operation.
VMRESUME—Resume Virtual Machine

See VMLAUNCH/VMRESUME—Launch/Resume Virtual Machine.
VMX INSTRUCTION REFERENCE

VMWRITE—Write Field to Virtual-Machine Control Structure

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 79</td>
<td>VMWRITE r64, r/m64</td>
<td>Writes a specified VMCS field (in 64-bit mode)</td>
</tr>
<tr>
<td>0F 79</td>
<td>VMWRITE r32, r/m32</td>
<td>Writes a specified VMCS field (outside 64-bit mode)</td>
</tr>
</tbody>
</table>

Description

Writes to a specified field in the VMCS specified by a secondary source operand (register only) using the contents of a primary source operand (register or memory).

The VMCS field is identified by the VMCS-field encoding contained in the register secondary source operand. Outside IA-32e mode, the secondary source operand is always 32 bits, regardless of the value of CS.D. In 64-bit mode, the secondary source operand has 64 bits; however, if bits 63:32 of the secondary source operand are not zero, VMWRITE will fail due to an attempt to access an unsupported VMCS component (see operation section).

The effective size of the primary source operand, which may be a register or in memory, is always 32 bits outside IA-32e mode (the setting of CS.D is ignored with respect to operand size) and 64 bits in 64-bit mode. If the VMCS field specified by the secondary source operand is shorter than this effective operand size, the high bits of the primary source operand are ignored. If the VMCS field is longer, then the high bits of the field are cleared to 0.

Note that any faults resulting from accessing a memory source operand occur after determining, in the operation section below, that the VMCS pointer is valid but before determining if the destination VMCS field is supported.

Operation

IF (not in VMX operation) or (RFLAGS.VM = 1) or
   (IA32_EFER.LMA = 1 and CS.L = 0)
   THEN #UD;
ELSIF in VMX non-root operation
   THEN VMexit;
ELSIF CPL > 0
   THEN #GP(0);
ELSIF current-VMCS pointer is not valid
   THEN VMfailInvalid;
ELSIF register destination operand does not correspond to any VMCS field
   THEN VMfailValid(VMREAD/VMWRITE from/to unsupported VMCS component);
ELSIF VMCS field indexed by register destination operand is read-only
   THEN VMfailValid(VMWRITE to read-only VMCS component);
ELSE
   VMCS field indexed by register destination operand ← SRC;
VMsucceed;
FI;

Flags Affected
See the operation section and Section 5.2.

Use of Prefixes
LOCK Causes #UD
REP* Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ)
Segment overrides Treated normally
Operand size Causes #UD
Address size Treated normally
REX Register extensions treated normally; operand-size overrides ignored

Protected Mode Exceptions
#GP(0) If the current privilege level is not 0.
If a memory source operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains an unusable segment.
If the source operand is located in an execute-only code segment.
#PF(fault-code) If a page fault occurs in accessing a memory source operand.
#SS(0) If a memory source operand effective address is outside the SS segment limit.
If the SS register contains an unusable segment.
#UD If not in VMX operation.

Real-Address Mode Exceptions
#UD A logical processor cannot be in real-address mode while in VMX operation and the VMWRITE instruction is not recognized outside VMX operation.

Virtual-8086 Mode Exceptions
#UD The VMWRITE instruction is not recognized in virtual-8086 mode.

Compatibility Mode Exceptions
#UD The VMWRITE instruction is not recognized in compatibility mode.
VMX INSTRUCTION REFERENCE

64-Bit Mode Exceptions

#GP(0) If the current privilege level is not 0.
If the memory source operand is in the CS, DS, ES, FS, or GS
segments and the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs in accessing a memory source operand.

#SS(0) If the memory source operand is in the SS segment and the
memory address is in a non-canonical form.

#UD If not in VMX operation.
VMXOFF—Leave VMX Operation

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 01 C4</td>
<td>VMXOFF</td>
<td>Leaves VMX operation.</td>
</tr>
</tbody>
</table>

**Description**

Takes the logical processor out of VMX operation, unblocks INIT signals, re-enables A20M, and clears any address-range monitoring.\(^1\)

**Operation**

IF (not in VMX operation) or (RFLAGS.VM = 0) or
(IA32_EFER.LMA = 0 and CS.L = 0)
THEN #UD;
ELSIF in VMX non-root operation
THEN VMexit;
ELSIF CPL > 0
THEN #GP(0);
ELSIF dual-monitor treatment of SMIs and SMM is active
THEN VMfail(VMXOFF under dual-monitor treatment of SMIs and SMM);
ELSE
leave VMX operation;
unblock INIT;
unblock and enable A20M;
clear address-range monitoring;
VMsucceed;
FI;

**Flags Affected**

See the operation section and Section 5.2.

**Use of Prefixes**

- **LOCK** Causes #UD
- **REP*** Cause #UD (includes REPNE/REPNZ and REP/REPE/REPZ)
- Segment overrides Ignored
- Operand size Causes #UD

---

\(^1\) See the information on MONITOR/MWAIT in Chapter 7, “Multiple-Processor Management,” of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.
VMX INSTRUCTION REFERENCE

Address size Ignored
REX Ignored

Protected Mode Exceptions
#GP(0) If executed in VMX root operation with CPL > 0.
#UD If executed outside VMX operation.

Real-Address Mode Exceptions
#UD A logical processor cannot be in real-address mode while in VMX operation and the VMXOFF instruction is not recognized outside VMX operation.

Virtual-8086 Mode Exceptions
#UD The VMXOFF instruction is not recognized in virtual-8086 mode.

Compatibility Mode Exceptions
#UD The VMXOFF instruction is not recognized in compatibility mode.

64-Bit Mode Exceptions
#GP(0) If executed in VMX root operation with CPL > 0.
#UD If executed outside VMX operation.
VMXON—Enter VMX Operation

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F3 0F C7 /6</td>
<td>VMXON m64</td>
<td>Enter VMX root operation.</td>
</tr>
</tbody>
</table>

**Description**

Puts the logical processor in VMX operation with no current VMCS, blocks INIT signals, disables A20M, and clears any address-range monitoring established by the MONITOR instruction.\(^1\)

The operand of this instruction is a 4KB-aligned physical address (the VMXON pointer) that references the VMXON region, which the logical processor may use to support VMX operation. This operand is always 64 bits and is always in memory.

**Operation**

IF (register operand) or (CR4.VMXE = 0) or (CR0.PE = 0) or (RFLAGS.VM = 1) or (IA32_EFER.LMA = 1 and CS.L = 0)
    THEN #UD;
ELSIF not in VMX operation
    THEN
        IF (CPL > 0) or (in A20M mode) or (the values of CR0 and CR4 are supported in VMX operation\(^2\)) or (bit 0 (lock bit) of IA32_FEATURE_CONTROL MSR is clear) or (bit 2 of IA32_FEATURE_CONTROL MSR is clear)
            THEN #GP(0);
        ELSE
            addr ← contents of 64-bit in-memory source operand;
            IF addr is not 4KB-aligned or (processor supports Intel 64 architecture and addr sets any bits beyond the VMX physical-address width) or (processor does not support Intel 64 architecture and addr sets any bits in the range 63:32)
                THEN VMfailInvalid;
            ELSE
                rev ← 32 bits located at physical address addr;
                IF rev ≠ VMCS revision identifier supported by processor
                    THEN VMfailInvalid;

\(^1\) See the information on MONITOR/MWAIT in Chapter 7, “Multiple-Processor Management,” of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A.

\(^2\) See Section 19.8 of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B.
VMX INSTRUCTION REFERENCE

ELSE
  current-VMCS pointer ← FFFFFFF_FFFFFFFFH;
  enter VMX operation;
  block INIT signals;
  block and disable A20M;
  clear address-range monitoring;
  VMsucceed;
FI;
FI;
FI;
ELSIF in VMX non-root operation
  THEN VMexit;
ELSIF CPL > 0
  THEN #GP(0);
  ELSE VMfail("VMXON executed in VMX root operation");
FI;

Flags Affected
See the operation section and Section 5.2.

Use of Prefixes
LOCK Causes #UD
REP* Ignored (includes REPNE/REPNZ and REP/REPE/REPZ)
Segment overrides Treated normally
Operand size Ignored
Address size Treated normally
REX Register extensions treated normally; operand-size overrides ignored

Protected Mode Exceptions
#GP(0) If executed outside VMX operation with CPL>0 or with invalid
  CR0 or CR4 fixed bits.
  If executed in A20M mode.
  If the memory source operand effective address is outside the
  CS, DS, ES, FS, or GS segment limit.
  If the DS, ES, FS, or GS register contains an unusable segment.
  If the source operand is located in an execute-only code
  segment.
#PF(fault-code) If a page fault occurs in accessing the memory source operand.
#SS(0) If the memory source operand effective address is outside the SS segment limit.
If the SS register contains an unusable segment.

#UD If operand is a register.
If executed with CR4.VMXE = 0.

Real-Address Mode Exceptions
#UD The VMXON instruction is not recognized in real-address mode.

Virtual-8086 Mode Exceptions
#UD The VMXON instruction is not recognized in virtual-8086 mode.

Compatibility Mode Exceptions
#UD The VMXON instruction is not recognized in compatibility mode.

64-Bit Mode Exceptions
#GP(0) If executed outside VMX operation with CPL > 0 or with invalid CR0 or CR4 fixed bits.
If executed in A20M mode.
If the source operand is in the CS, DS, ES, FS, or GS segments and the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs in accessing the memory source operand.

#SS(0) If the source operand is in the SS segment and the memory address is in a non-canonical form.

#UD If operand is a register.
If executed with CR4.VMXE = 0.
VMX INSTRUCTION REFERENCE
Use the opcode tables in this chapter to interpret Intel 64 and IA-32 architecture object code. Instructions are divided into encoding groups:

- 1-byte, 2-byte and 3-byte opcode encodings are used to encode integer, system, MMX technology, SSE/SSE2/SSE3/SSSE3, and VMX instructions. Maps for these instructions are given in Table A-2 through Table A-6.
- Escape opcodes (in the format: ESC character, opcode, ModR/M byte) are used for floating-point instructions. The maps for these instructions are provided in Table A-7 through Table A-22.

NOTE

All blanks in opcode maps are reserved and must not be used. Do not depend on the operation of undefined or blank opcodes.

A.1 USING OPCODE TABLES

Tables in this appendix list opcodes of instructions (including required instruction prefixes, opcode extensions in associated ModR/M byte). Blank cells in the tables indicate opcodes that are reserved or undefined.

The opcode map tables are organized by hex values of the upper and lower 4 bits of an opcode byte. For 1-byte encodings (Table A-2), use the four high-order bits of an opcode to index a row of the opcode table; use the four low-order bits to index a column of the table. For 2-byte opcodes beginning with 0FH (Table A-3), skip any instruction prefixes, the 0FH byte (0FH may be preceded by 66H, F2H, or F3H) and use the upper and lower 4-bit values of the next opcode byte to index table rows and columns. Similarly, for 3-byte opcodes beginning with 0F38H or 0F3AH (Table A-4), skip any instruction prefixes, 0F38H or 0F3AH and use the upper and lower 4-bit values of the third opcode byte to index table rows and columns. See Section A.2.4, “Opcode Look-up Examples for One, Two, and Three-Byte Opcodes.”

When a ModR/M byte provides opcode extensions, this information qualifies opcode execution. For information on how an opcode extension in the ModR/M byte modifies the opcode map in Table A-2 and Table A-3, see Section A.4.

The escape (ESC) opcode tables for floating point instructions identify the eight high order bits of opcodes at the top of each page. See Section A.5. If the accompanying ModR/M byte is in the range of 00H-BFH, bits 3-5 (the top row of the third table on each page) along with the reg bits of ModR/M determine the opcode. ModR/M bytes outside the range of 00H-BFH are mapped by the bottom two tables on each page of the section.
A.2 KEY TO ABBREVIATIONS

Operands are identified by a two-character code of the form Zz. The first character, an uppercase letter, specifies the addressing method; the second character, a lowercase letter, specifies the type of operand.

A.2.1 Codes for Addressing Method

The following abbreviations are used to document addressing methods:

A  Direct address: the instruction has no ModR/M byte; the address of the operand is encoded in the instruction. No base register, index register, or scaling factor can be applied (for example, far JMP (EA)).

C  The reg field of the ModR/M byte selects a control register (for example, MOV (0F20, 0F22)).

D  The reg field of the ModR/M byte selects a debug register (for example, MOV (0F21, 0F23)).

E  A ModR/M byte follows the opcode and specifies the operand. The operand is either a general-purpose register or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, a displacement.

F  EFLAGS/RFLAGS Register.

G  The reg field of the ModR/M byte selects a general register (for example, AX (000)).

I  Immediate data: the operand value is encoded in subsequent bytes of the instruction.

J  The instruction contains a relative offset to be added to the instruction pointer register (for example, JMP (0E9), LOOP).

M  The ModR/M byte may refer only to memory (for example, BOUND, LES, LDS, LSS, LFS, LGS, CMPXCHG8B).

N  The R/M field of the ModR/M byte selects a packed-quadword, MMX technology register.

O  The instruction has no ModR/M byte. The offset of the operand is coded as a word or double word (depending on address size attribute) in the instruction. No base register, index register, or scaling factor can be applied (for example, MOV (A0–A3)).

P  The reg field of the ModR/M byte selects a packed quadword MMX technology register.

Q  A ModR/M byte follows the opcode and specifies the operand. The operand is either an MMX technology register or a memory address. If it is a memory address, the address is computed from a segment register and any of the
The following values: a base register, an index register, a scaling factor, and a displacement.

R  The R/M field of the ModR/M byte may refer only to a general register (for example, MOV (0F20-0F23)).

S  The reg field of the ModR/M byte selects a segment register (for example, MOV (8C,8E)).

U  The R/M field of the ModR/M byte selects a 128-bit XMM register.

V  The reg field of the ModR/M byte selects a 128-bit XMM register.

W  A ModR/M byte follows the opcode and specifies the operand. The operand is either a 128-bit XMM register or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, and a displacement.

X  Memory addressed by the DS:rSI register pair (for example, MOVS, CMPS, OUTS, or LODS).

Y  Memory addressed by the ES:rDI register pair (for example, MOVS, CMPS, INS, STOS, or SCAS).

A.2.2  Codes for Operand Type

The following abbreviations are used to document operand types:

a  Two one-word operands in memory or two double-word operands in memory, depending on operand-size attribute (used only by the BOUND instruction).

b  Byte, regardless of operand-size attribute.

c  Byte or word, depending on operand-size attribute.

d  Doubleword, regardless of operand-size attribute.

dq  Double-quadword, regardless of operand-size attribute.

p  32-bit or 48-bit pointer, depending on operand-size attribute.

pi Quadword MMX technology register (for example: mm0).

ps 128-bit packed single-precision floating-point data.

q  Quadword, regardless of operand-size attribute.

s  6-byte or 10-byte pseudo-descriptor.

ss Scalar element of a 128-bit packed single-precision floating data.

si Doubleword integer register (for example: eax).

v  Word, doubleword or quadword (in 64-bit mode), depending on operand-size attribute.

w  Word, regardless of operand-size attribute.

z  Word for 16-bit operand-size or doubleword for 32 or 64-bit operand-size.
A.2.3 Register Codes

When an opcode requires a specific register as an operand, the register is identified by name (for example, AX, CL, or ESI). The name indicates whether the register is 64, 32, 16, or 8 bits wide.

A register identifier of the form eXX or rXX is used when register width depends on the operand-size attribute. eXX is used when 16 or 32-bit sizes are possible; rXX is used when 16, 32, or 64-bit sizes are possible. For example: eAX indicates that the AX register is used when the operand-size attribute is 16 and the EAX register is used when the operand-size attribute is 32. rAX can indicate AX, EAX or RAX.

When the REX.B bit is used to modify the register specified in the reg field of the opcode, this fact is indicated by adding “/x” to the register name to indicate the additional possibility. For example, rCX/r9 is used to indicate that the register could either be rCX or r9. Note that the size of r9 in this case is determined by the operand size attribute (just as for rCX).

A.2.4 Opcode Look-up Examples for One, Two, and Three-Byte Opcodes

This section provides examples that demonstrate how opcode maps are used.

A.2.4.1 One-Byte Opcode Instructions

The opcode map for 1-byte opcodes is shown in Table A-2. The opcode map for 1-byte opcodes is arranged by row (the least-significant 4 bits of the hexadecimal value) and column (the most-significant 4 bits of the hexadecimal value). Each entry in the table lists one of the following types of opcodes:

- Instruction mnemonics and operand types using the notations listed in Section A.2
- Opcodes used as an instruction prefix

For each entry in the opcode map that corresponds to an instruction, the rules for interpreting the byte following the primary opcode fall into one of the following cases:

- A ModR/M byte is required and is interpreted according to the abbreviations listed in Section A.1 and Chapter 2, “Instruction Format,” of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A. Operand types are listed according to notations listed in Section A.2.
- A ModR/M byte is required and includes an opcode extension in the reg field in the ModR/M byte. Use Table A-6 when interpreting the ModR/M byte.
- Use of the ModR/M byte is reserved or undefined. This applies to entries that represent an instruction prefix or entries for instructions without operands that use ModR/M (for example: 60H, PUSH A; 06H, PUSH ES).
Example A-1. Look-up Example for 1-Byte Opcodes

Opcode 030500000000H for an ADD instruction is interpreted using the 1-byte opcode map (Table A-2) as follows:

- The first digit (0) of the opcode indicates the table row and the second digit (3) indicates the table column. This locates an opcode for ADD with two operands.
- The first operand (type Gv) indicates a general register that is a word or doubleword depending on the operand-size attribute. The second operand (type Ev) indicates a ModR/M byte follows that specifies whether the operand is a word or doubleword general-purpose register or a memory address.
- The ModR/M byte for this instruction is 05H, indicating that a 32-bit displacement follows (00000000H). The reg(opcode) portion of the ModR/M byte (bits 3-5) is 000, indicating the EAX register.

The instruction for this opcode is ADD EAX, mem_op, and the offset of mem_op is 00000000H.

Some 1- and 2-byte opcodes point to group numbers (shaded entries in the opcode map table). Group numbers indicate that the instruction uses the reg(opcode) bits in the ModR/M byte as an opcode extension (refer to Section A.4).

A.2.4.2 Two-Byte Opcode Instructions

The two-byte opcode map shown in Table A-3 includes primary opcodes that are either two bytes or three bytes in length. Primary opcodes that are 2 bytes in length begin with an escape opcode 0FH. The upper and lower four bits of the second opcode byte are used to index a particular row and column in Table A-3.

Two-byte opcodes that are 3 bytes in length begin with a mandatory prefix (66H, F2H, or F3H) and the escape opcode (OFH). The upper and lower four bits of the third byte are used to index a particular row and column in Table A-3 (except when the second opcode byte is the 3-byte escape opcodes 38H or 3AH; in this situation refer to Section A.2.4.3).

For each entry in the opcode map, the rules for interpreting the byte following the primary opcode fall into one of the following cases:

- A ModR/M byte is required and is interpreted according to the abbreviations listed in Section A.1 and Chapter 2, “Instruction Format,” of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A. The operand types are listed according to notations listed in Section A.2.
- A ModR/M byte is required and includes an opcode extension in the reg field in the ModR/M byte. Use Table A-6 when interpreting the ModR/M byte.
- Use of the ModR/M byte is reserved or undefined. This applies to entries that represent an instruction without operands that are encoded using ModR/M (for example: 0F77H, EMMS).
Example A-2. Look-up Example for 2-Byte Opcodes

Look-up opcode 0FA4050000000003H for a SHLD instruction using Table A-3.
• The opcode is located in row A, column 4. The location indicates a SHLD instruction with operands Ev, Gv, and Ib. Interpret the operands as follows:
  — Ev: The ModR/M byte follows the opcode to specify a word or doubleword operand.
  — Gv: The reg field of the ModR/M byte selects a general-purpose register.
  — Ib: Immediate data is encoded in the subsequent byte of the instruction.
• The third byte is the ModR/M byte (05H). The mod and opcode/reg fields of ModR/M indicate that a 32-bit displacement is used to locate the first operand in memory and eAX as the second operand.
• The next part of the opcode is the 32-bit displacement for the destination memory operand (00000000H). The last byte stores immediate byte that provides the count of the shift (03H).
• By this breakdown, it has been shown that this opcode represents the instruction: SHLD DS:00000000H, EAX, 3.

A.2.4.3 Three-Byte Opcode Instructions

The three-byte opcode maps shown in Table A-4 and Table A-5 includes primary opcodes that are either 3 or 4 bytes in length. Primary opcodes that are 3 bytes in length begin with two escape bytes 0F38H or 0F3AH. The upper and lower four bits of the third opcode byte are used to index a particular row and column in Table A-4 or Table A-5.

Three-byte opcodes that are 4 bytes in length begin with a mandatory prefix (66H, F2H, or F3H) and two escape bytes (0F38H or 0F3AH). The upper and lower four bits of the fourth byte are used to index a particular row and column in Table A-4 or Table A-5.

For each entry in the opcode map, the rules for interpreting the byte following the primary opcode fall into the following case:
• A ModR/M byte is required and is interpreted according to the abbreviations listed in Section A.1 and Chapter 2, "Instruction Format," of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A. The operand types are listed according to notations listed in Section A.2.

Example A-3. Look-up Example for 3-Byte Opcodes

Look-up opcode 660F3A0FC108H for a PALIGNR instruction using Table A-5.
• 66H is a prefix and 0F3AH indicate to use Table A-5. The opcode is located in row 0, column F indicating a PALIGNR instruction with operands Vdq, Wdq, and Ib. Interpret the operands as follows:
  — Vdq: The reg field of the ModR/M byte selects a 128-bit XMM register.
— Wdq: The R/M field of the ModR/M byte selects either a 128-bit XMM register or memory location.

— Ib: Immediate data is encoded in the subsequent byte of the instruction.

• The next byte is the ModR/M byte (C1H). The reg field indicates that the first operand is XMM0. The mod shows that the R/M field specifies a register and the R/M indicates that the second operand is XMM1.
• The last byte is the immediate byte (08H).
• By this breakdown, it has been shown that this opcode represents the instruction: PALIGNR XMM0, XMM1, 8.

A.2.5 Superscripts Utilized in Opcode Tables

Table A-1 contains notes on particular encodings. These notes are indicated in the following opcode maps by superscripts. Gray cells indicate instruction groupings.

<table>
<thead>
<tr>
<th>Superscript Symbol</th>
<th>Meaning of Symbol</th>
</tr>
</thead>
<tbody>
<tr>
<td>1A</td>
<td>Bits 5, 4, and 3 of ModR/M byte used as an opcode extension (refer to Section A.4, “Opcode Extensions For One-Byte And Two-byte Opcodes”).</td>
</tr>
<tr>
<td>1B</td>
<td>Use the 0F0B opcode (UD2 instruction) or the 0FB9H opcode when deliberately trying to generate an invalid opcode exception (#UD).</td>
</tr>
<tr>
<td>1C</td>
<td>Some instructions added in the Pentium III processor may use the same two-byte opcode. If the instruction has variations, or the opcode represents different instructions, the ModR/M byte will be used to differentiate the instruction. For the value of the ModR/M byte needed to decode the instruction, see Table A-6. These instructions include SFENCE, STMXCSR, LDMXCSR, FXRSTOR, and FXSAVE, as well as PREFETCH and its variations.</td>
</tr>
<tr>
<td>i64</td>
<td>The instruction is invalid or not encodable in 64-bit mode. 40 through 4F (single-byte INC and DEC) are REX prefix combinations when in 64-bit mode (use FE/FF Grp 4 and 5 for INC and DEC).</td>
</tr>
<tr>
<td>o64</td>
<td>Instruction is only available when in 64-bit mode.</td>
</tr>
<tr>
<td>d64</td>
<td>When in 64-bit mode, instruction defaults to 64-bit operand size and cannot encode 32-bit operand size.</td>
</tr>
<tr>
<td>f64</td>
<td>The operand size is forced to a 64-bit operand size when in 64-bit mode (prefixes that change operand size are ignored for this instruction in 64-bit mode).</td>
</tr>
</tbody>
</table>
A.3 ONE, TWO, AND THREE-BYTE OPCODE MAPS

See Table A-2 through Table A-5 below. The tables are multiple page presentations. Rows and columns with sequential relationships are placed on facing pages to make look-up tasks easier. Note that table footnotes are not presented on each page. Table footnotes for each table are presented on the last page of the table.
### Table A-2. One-byte Opcode Map: (00H — F7H) *

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>ADD</td>
<td>Eb, Gb</td>
<td>Ev, Gv</td>
<td>Gb, Eb</td>
<td>Gb, Eb</td>
<td>AL, Ib</td>
<td>rAX, Iz</td>
</tr>
<tr>
<td>1</td>
<td>ADC</td>
<td>Eb, Gb</td>
<td>Ev, Gv</td>
<td>Gb, Eb</td>
<td>Gb, Eb</td>
<td>AL, Ib</td>
<td>rAX, Iz</td>
</tr>
<tr>
<td>2</td>
<td>AND</td>
<td>Eb, Gb</td>
<td>Ev, Gv</td>
<td>Gb, Eb</td>
<td>Gb, Eb</td>
<td>AL, Ib</td>
<td>rAX, Iz</td>
</tr>
<tr>
<td>3</td>
<td>XOR</td>
<td>Eb, Gb</td>
<td>Ev, Gv</td>
<td>Gb, Eb</td>
<td>Gb, Eb</td>
<td>AL, Ib</td>
<td>rAX, Iz</td>
</tr>
<tr>
<td>4</td>
<td>INC&lt;sup&gt;64&lt;/sup&gt; general register / REX&lt;sup&gt;64&lt;/sup&gt; Prefixes</td>
<td>eA</td>
<td>eCx</td>
<td>eDX</td>
<td>eBX</td>
<td>eSP</td>
<td>eBP</td>
</tr>
<tr>
<td>5</td>
<td>PUSH general register</td>
<td>rAx/8</td>
<td>rCx/9</td>
<td>rDx/10</td>
<td>rBx/11</td>
<td>rSp/r12</td>
<td>rBp/r13</td>
</tr>
<tr>
<td>6</td>
<td>PUSHAD&lt;sup&gt;64&lt;/sup&gt;, POPAD&lt;sup&gt;64&lt;/sup&gt;</td>
<td>rAx/8</td>
<td>rCx/9</td>
<td>rDx/10</td>
<td>rBx/11</td>
<td>rSp/r12</td>
<td>rBp/r13</td>
</tr>
<tr>
<td>7</td>
<td>Jccf&lt;sup&gt;64&lt;/sup&gt;, Jb - Short-displacement jump on condition</td>
<td>O</td>
<td>NO</td>
<td>B/NAE/C</td>
<td>NBE/A/C</td>
<td>Z/E</td>
<td>NZ/NE</td>
</tr>
<tr>
<td>8</td>
<td>Immediate Grp 1&lt;sup&gt;1A&lt;/sup&gt;</td>
<td>Eb, Ib</td>
<td>Ev, Gv</td>
<td>Eb, Gb</td>
<td>Ev, Gv</td>
<td>Eb, Gb</td>
<td>Ev, Gv</td>
</tr>
<tr>
<td>9</td>
<td>NOP, PAUSE(F3), XCHG, r8, rAX</td>
<td>rCx/9</td>
<td>rDx/10</td>
<td>rBx/11</td>
<td>rSp/r12</td>
<td>rBp/r13</td>
<td>rSi/r14</td>
</tr>
<tr>
<td>A</td>
<td>MOV</td>
<td>AL, Ob</td>
<td>rAx, Ov</td>
<td>Ob, AL</td>
<td>Ov, rAx</td>
<td>MOV/B</td>
<td>MOV/S/W/D/Q</td>
</tr>
<tr>
<td>C</td>
<td>Shift Grp 2&lt;sup&gt;1A&lt;/sup&gt;</td>
<td>Eb, Ib</td>
<td>Ev, Ib</td>
<td>RETN&lt;sup&gt;64&lt;/sup&gt;</td>
<td>RETN&lt;sup&gt;64&lt;/sup&gt;</td>
<td>LES&lt;sup&gt;64&lt;/sup&gt;</td>
<td>LDS&lt;sup&gt;64&lt;/sup&gt;</td>
</tr>
<tr>
<td>D</td>
<td>Shift Grp 2&lt;sup&gt;1A&lt;/sup&gt;</td>
<td>Eb, 1</td>
<td>Ev, 1</td>
<td>Eb, CL</td>
<td>Ev, CL</td>
<td>AAM&lt;sup&gt;64&lt;/sup&gt;</td>
<td>AAD&lt;sup&gt;64&lt;/sup&gt;</td>
</tr>
<tr>
<td>E</td>
<td>LOOPNE&lt;sup&gt;64&lt;/sup&gt;, LOOPNZ&lt;sup&gt;64&lt;/sup&gt;</td>
<td>Eb, 1</td>
<td>Ev, 1</td>
<td>Eb, CL</td>
<td>Ev, CL</td>
<td>IN</td>
<td>OUT</td>
</tr>
<tr>
<td>F</td>
<td>LOCK (Prefix)</td>
<td>REPNE (Prefix)</td>
<td>REPE (Prefix)</td>
<td>HLT</td>
<td>CMC</td>
<td>Unary Grp 3&lt;sup&gt;1A&lt;/sup&gt;</td>
<td></td>
</tr>
</tbody>
</table>

Vol. 2B A-9
## Table A-2. One-byte Opcode Map: (08H — FFH) *

<table>
<thead>
<tr>
<th>8</th>
<th>9</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>EB, GB</td>
<td>EV, GV</td>
<td>GB, EB</td>
<td>GV, EV</td>
<td>AL, IB</td>
<td>rAX, rZ</td>
<td>PUSH CS</td>
</tr>
<tr>
<td>1</td>
<td>EB, GB</td>
<td>EV, GV</td>
<td>GB, EB</td>
<td>GV, EV</td>
<td>AL, IB</td>
<td>rAX, rZ</td>
<td>POP DS</td>
</tr>
<tr>
<td>2</td>
<td>EB, GB</td>
<td>EV, GV</td>
<td>GB, EB</td>
<td>GV, EV</td>
<td>AL, IB</td>
<td>rAX, rZ</td>
<td>SEG = CS (Prefix)</td>
</tr>
<tr>
<td>3</td>
<td>EB, GB</td>
<td>EV, GV</td>
<td>GB, EB</td>
<td>GV, EV</td>
<td>AL, IB</td>
<td>rAX, rZ</td>
<td>SEG = DS (Prefix)</td>
</tr>
<tr>
<td>4</td>
<td>EB, GB</td>
<td>EV, GV</td>
<td>GB, EB</td>
<td>GV, EV</td>
<td>AL, IB</td>
<td>rAX, rZ</td>
<td>DEC* general register / REX* Prefixes</td>
</tr>
<tr>
<td>5</td>
<td>EB, GB</td>
<td>EV, GV</td>
<td>GB, EB</td>
<td>GV, EV</td>
<td>AL, IB</td>
<td>rAX, rZ</td>
<td>POP* into general register</td>
</tr>
<tr>
<td>6</td>
<td>EB, GB</td>
<td>EV, GV</td>
<td>GB, EB</td>
<td>GV, EV</td>
<td>AL, IB</td>
<td>rAX, rZ</td>
<td>IMUL</td>
</tr>
<tr>
<td>7</td>
<td>EB, GB</td>
<td>EV, GV</td>
<td>GB, EB</td>
<td>GV, EV</td>
<td>AL, IB</td>
<td>rAX, rZ</td>
<td>LEA</td>
</tr>
<tr>
<td>8</td>
<td>EB, GB</td>
<td>EV, GV</td>
<td>GB, EB</td>
<td>GV, EV</td>
<td>AL, IB</td>
<td>rAX, rZ</td>
<td>MOV</td>
</tr>
<tr>
<td>9</td>
<td>EB, GB</td>
<td>EV, GV</td>
<td>GB, EB</td>
<td>GV, EV</td>
<td>AL, IB</td>
<td>rAX, rZ</td>
<td>CALL</td>
</tr>
<tr>
<td>A</td>
<td>EB, GB</td>
<td>EV, GV</td>
<td>GB, EB</td>
<td>GV, EV</td>
<td>AL, IB</td>
<td>rAX, rZ</td>
<td>ESC (Escape to coprocessor instruction set)</td>
</tr>
<tr>
<td>B</td>
<td>EB, GB</td>
<td>EV, GV</td>
<td>GB, EB</td>
<td>GV, EV</td>
<td>AL, IB</td>
<td>rAX, rZ</td>
<td>CALL</td>
</tr>
<tr>
<td>C</td>
<td>EB, GB</td>
<td>EV, GV</td>
<td>GB, EB</td>
<td>GV, EV</td>
<td>AL, IB</td>
<td>rAX, rZ</td>
<td>CALL</td>
</tr>
<tr>
<td>D</td>
<td>EB, GB</td>
<td>EV, GV</td>
<td>GB, EB</td>
<td>GV, EV</td>
<td>AL, IB</td>
<td>rAX, rZ</td>
<td>CALL</td>
</tr>
<tr>
<td>E</td>
<td>EB, GB</td>
<td>EV, GV</td>
<td>GB, EB</td>
<td>GV, EV</td>
<td>AL, IB</td>
<td>rAX, rZ</td>
<td>CALL</td>
</tr>
<tr>
<td>F</td>
<td>EB, GB</td>
<td>EV, GV</td>
<td>GB, EB</td>
<td>GV, EV</td>
<td>AL, IB</td>
<td>rAX, rZ</td>
<td>CALL</td>
</tr>
</tbody>
</table>

### NOTES:
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.
Table A-3. Two-byte Opcode Map: 00H — 77H (First Byte is OFH) *

<p>| | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Grp 6</td>
<td></td>
<td>LAR</td>
<td></td>
<td>LSL</td>
<td></td>
<td>SYSCALL</td>
</tr>
<tr>
<td></td>
<td>Grp 7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLTS</td>
</tr>
<tr>
<td>1</td>
<td>movups</td>
<td></td>
<td>movups</td>
<td>movlpd</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
</tr>
<tr>
<td></td>
<td>Vps, Wps</td>
<td>movups</td>
<td>Vps, Wps</td>
<td>movlpd</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
</tr>
<tr>
<td></td>
<td>Vps, Wps</td>
<td>movups</td>
<td>Vps, Wps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
</tr>
<tr>
<td></td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
</tr>
<tr>
<td></td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
</tr>
<tr>
<td></td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
</tr>
<tr>
<td></td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
</tr>
<tr>
<td></td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
<td>movlps</td>
</tr>
<tr>
<td>2</td>
<td>MOV</td>
<td></td>
<td>MOV</td>
<td></td>
<td>MOV</td>
<td></td>
<td>MOV</td>
</tr>
<tr>
<td></td>
<td>Rd, Cd</td>
<td></td>
<td>Rd, Dd</td>
<td></td>
<td>Dd, Rd</td>
<td></td>
<td>Rd, Dd</td>
</tr>
<tr>
<td>3</td>
<td>WRMSR</td>
<td></td>
<td>RDTSC</td>
<td></td>
<td>RDTSC</td>
<td></td>
<td>SYSENTER</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>O</td>
<td></td>
<td>NO</td>
<td></td>
<td>B/C/NAE</td>
<td></td>
<td>AE/NB/NC</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
</tr>
<tr>
<td></td>
<td>Gd, Ups</td>
<td></td>
<td>Gd, Ups</td>
<td></td>
<td>Gd, Ups</td>
<td></td>
<td>Gd, Ups</td>
</tr>
<tr>
<td></td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
</tr>
<tr>
<td></td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
</tr>
<tr>
<td></td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
</tr>
<tr>
<td></td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
</tr>
<tr>
<td></td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
</tr>
<tr>
<td></td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
<td></td>
<td>movmskps</td>
</tr>
<tr>
<td>6</td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
</tr>
<tr>
<td></td>
<td>Pq, Qq</td>
<td></td>
<td>Pq, Qq</td>
<td></td>
<td>Pq, Qq</td>
<td></td>
<td>Pq, Qq</td>
</tr>
<tr>
<td></td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
</tr>
<tr>
<td></td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
</tr>
<tr>
<td></td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
</tr>
<tr>
<td></td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
</tr>
<tr>
<td></td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
</tr>
<tr>
<td></td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
<td></td>
<td>punpcklbw</td>
</tr>
<tr>
<td>7</td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
</tr>
<tr>
<td></td>
<td>Pq, Oq</td>
<td></td>
<td>Pq, Oq</td>
<td></td>
<td>Pq, Oq</td>
<td></td>
<td>Pq, Oq</td>
</tr>
<tr>
<td></td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
</tr>
<tr>
<td></td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
</tr>
<tr>
<td></td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
</tr>
<tr>
<td></td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
</tr>
<tr>
<td></td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
</tr>
<tr>
<td></td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
<td></td>
<td>pshufw</td>
</tr>
</tbody>
</table>

Vol. 2B A-11
### Table A-3. Two-byte Opcode Map: 08H — 7FH (First Byte is 0FH) *

<table>
<thead>
<tr>
<th>8</th>
<th>9</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>INVD</td>
<td>WBINVD</td>
<td>2-byte Illegal Opcodes UDZ18</td>
<td>NOP Ev</td>
<td></td>
<td></td>
<td>NOP Ev</td>
</tr>
</tbody>
</table>

1. Prefetch1C (Grp 161A)

2. **movaps** Vps, Vps movapd (66) Vpd, Vpd
   - **movaps** Wps, Wps movapd (66) Wpd, Wpd
   - cvtpi2ps Vps, Qq cvtsi2ss (F3) Vss, Ed/q cvtpi2dp (66) Vpd, Qq cvtsi2sd (F2) Vsd, Ed/q
   - movntps Mps, Vps movntpd (66) Mpd, Vpd
   - cvtsp2ps Qq, Wps cvtsi2ss (F3) Gd, Wsd cvtsp2dp (66) Gdq, Wpd cvtsi2sd (F2) Gd/q, Wsd
   - ucomiss Vss, Wss ucomisd (66) Vsd, Wsd
   - comiss Vps, Wps comisd (66) Vpd, Wpd

3. **3-byte escape** (Table A-4)

4. **CMOVcc(Gv, Ev)** - Conditional Move

5. addps Vps, Wps addss (F3) Vss, Wss addpd (66) Vpd, Wpd
   - addsd (F2) Vsd, Wsd
   - cvtpi2ps Vps, Qq cvtsi2ss (F3) Vss, Ed/q cvtsp2dp (66) Vpd, Qq cvtsp2dp (66) Gdq, Wpd cvtsi2sd (F2) Gd/q, Wsd
   - movntps Mps, Vps movntpd (66) Mpd, Vpd
   - cvtsp2ps Qq, Wps cvtsi2ss (F3) Gd, Wsd cvtsp2dp (66) Gdq, Wpd cvtsp2dp (66) Gd/q, Wsd
   - ucomiss Vss, Wss ucomisd (66) Vsd, Wsd
   - comiss Vps, Wps comisd (66) Vpd, Wpd

6. **punpckhbw** Pq, Gd punpckhwd (66) Pdq, Gdq
   - punpckhwd Pq, Gd punpckhwd (66) Pdq, Gdq
   - packssdw Pq, Gd packssdw (66) Pdq, Gdq
   - packssdw Qd, Gd packssdw (66) Qdq, Gdq
   - punpckhqdq (66) Vdq, Wdq
   - punpckhqdq (66) Vdq, Wdq
   - movd/q/ Pd, Ed/q movd/q (66) Vdq, Ed/q
   - movq Pq, Qq movd/q (66) Vdq, Wdq

7. **VMREAD** Ed/q, Gd/q **VMWRITE** Gdq, Ed/q
   - packssdw Pq, Gd packssdw (66) Pdq, Gdq
   - packssdw Qd, Gd packssdw (66) Qdq, Gdq
   - punpckhqdq (66) Vdq, Wdq
   - punpckhqdq (66) Vdq, Wdq
   - movd/q/ Pd, Ed/q movd/q (66) Vdq, Ed/q
   - movq Pq, Qq movd/q (66) Vdq, Wdq
   - haddps(F2) Vps, Wps haddpd (66) Vpd, Wpd
   - haddps(F2) Vps, Wps haddpd (66) Vpd, Wpd
   - movd/q/ Pd, Ed/q movd/q (66) Vdq, Ed/q
   - movq Pq, Qq movd/q (66) Vdq, Wdq
   - movd/q/ Pd, Ed/q movd/q (66) Vdq, Ed/q
   - movq Pq, Qq movd/q (66) Vdq, Wdq
   - movd/q/ Pd, Ed/q movd/q (66) Vdq, Ed/q
   - movq Pq, Qq movd/q (66) Vdq, Wdq

---

A-12 Vol. 2B
### Table A-3. Two-byte Opcode Map: 80H — F7H (First Byte is 0FH) *

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>O</td>
<td>NO</td>
<td>B/C/NAE</td>
<td>AE/NE/BNC</td>
<td>E/Z</td>
<td>NE/NZ</td>
<td>BE/NA</td>
<td>AN/BNE</td>
</tr>
<tr>
<td>9</td>
<td>O</td>
<td>NO</td>
<td>B/C/NAE</td>
<td>AE/NE/BNC</td>
<td>E/Z</td>
<td>NE/NZ</td>
<td>BE/NA</td>
<td>AN/BNE</td>
</tr>
<tr>
<td>A</td>
<td>PUSH16</td>
<td>POP16</td>
<td>CPUID</td>
<td>BT</td>
<td>SHLD</td>
<td>SHLD</td>
<td>Ev, Gv, CL</td>
<td></td>
</tr>
<tr>
<td>B</td>
<td>CMPXCHG</td>
<td>LSS</td>
<td>BTR</td>
<td>LFS</td>
<td>LGS</td>
<td>MOVZX</td>
<td></td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>XADD</td>
<td>XADD</td>
<td>cmpps</td>
<td>movwlt</td>
<td>pinsrw</td>
<td>pxtrw</td>
<td>shuflps</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>addsubps(F2)</td>
<td>addsubps(F66)</td>
<td>Pslrw</td>
<td>Pslrd</td>
<td>Pslrq</td>
<td>Paddq</td>
<td>movsq</td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>pavgb</td>
<td>pavgb</td>
<td>psraw</td>
<td>psrad</td>
<td>pavgw</td>
<td>pmulhsw</td>
<td>movntq</td>
<td></td>
</tr>
<tr>
<td>F</td>
<td>lddqu(F2)</td>
<td>lddqu(F66)</td>
<td>Psllw</td>
<td>Pslld</td>
<td>Pslql</td>
<td>pmuludq</td>
<td>maskmovq</td>
<td></td>
</tr>
</tbody>
</table>

* Jcc = Jcc, Jz - Long-displacement jump on condition

Vol. 2B A-13
<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>S</td>
<td>NS</td>
<td>P/PE</td>
<td>NP/PO</td>
<td>LNGE</td>
<td>LE/NG</td>
</tr>
<tr>
<td></td>
<td>Jcc&lt;sup&gt;3&lt;/sup&gt;, Jz - Long-displacement jump on condition</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>S</td>
<td>NS</td>
<td>P/PE</td>
<td>NP/PO</td>
<td>LNGE</td>
<td>LE/NG</td>
</tr>
<tr>
<td></td>
<td>SETcc, Eb - Byte Set on condition</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>PUSH&lt;sup&gt;3&lt;/sup&gt; GS</td>
<td>POP&lt;sup&gt;3&lt;/sup&gt; GS</td>
<td>RSM</td>
<td>BTS</td>
<td>SHRD</td>
<td>SHRD</td>
</tr>
<tr>
<td></td>
<td>(Grp 15&lt;sup&gt;16&lt;/sup&gt;)&lt;sup&gt;10&lt;/sup&gt;</td>
<td>IMUL</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B</td>
<td>JMPE (reserved for emulator on IPF)</td>
<td>Grp 10&lt;sup&gt;16&lt;/sup&gt;</td>
<td>Invalid Opcode&lt;sup&gt;18&lt;/sup&gt;</td>
<td>Btc</td>
<td>BSF</td>
<td>BSR</td>
</tr>
<tr>
<td></td>
<td>MOVsx</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>RAX/EAX/</td>
<td>RCX/ECX/</td>
<td>RDX/EDX/</td>
<td>RBX/EBX/</td>
<td>RSP/ESP/</td>
<td>RBP/EBP/</td>
</tr>
<tr>
<td>D</td>
<td>psusb</td>
<td>psubsuw</td>
<td>pminub</td>
<td>pand</td>
<td>paddusb</td>
<td>paddusw</td>
</tr>
<tr>
<td></td>
<td>Pq, Qq Vdq, Wdq</td>
<td>Pq, Qq Vdq, Wdq</td>
<td>Pq, Qq Vdq, Wdq</td>
<td>Pq, Qq Vdq, Wdq</td>
<td>Pq, Qq Vdq, Wdq</td>
<td>Pq, Qq Vdq, Wdq</td>
</tr>
<tr>
<td>E</td>
<td>psusb</td>
<td>psubsw</td>
<td>pminsw</td>
<td>por</td>
<td>paddsb</td>
<td>paddsw</td>
</tr>
<tr>
<td></td>
<td>Pq, Qq Vdq, Wdq</td>
<td>Pq, Qq Vdq, Wdq</td>
<td>Pq, Qq Vdq, Wdq</td>
<td>Pq, Qq Vdq, Wdq</td>
<td>Pq, Qq Vdq, Wdq</td>
<td>Pq, Qq Vdq, Wdq</td>
</tr>
<tr>
<td>F</td>
<td>psubb</td>
<td>psubw</td>
<td>psusb</td>
<td>paddb</td>
<td>paddbw</td>
<td>paddbw</td>
</tr>
<tr>
<td></td>
<td>Pq, Qq Vdq, Wdq</td>
<td>Pq, Qq Vdq, Wdq</td>
<td>Pq, Qq Vdq, Wdq</td>
<td>Pq, Qq Vdq, Wdq</td>
<td>Pq, Qq Vdq, Wdq</td>
<td>Pq, Qq Vdq, Wdq</td>
</tr>
</tbody>
</table>

**NOTES:**

* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.
**Table A-4. Three-byte Opcode Map: 00H — F7H (First Two Bytes are 0F 38H) **

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>pshufb Pq, Qq</td>
<td>phaddw Pq, Qq</td>
<td>phaddq Pq, Qq</td>
<td>phaddlw Pq, Qq</td>
<td>phaddsw Pq, Qq</td>
<td>pmaddubsw Pq, Qq</td>
<td>phsbd Pq, Qq</td>
<td>phsubsw Pq, Qq</td>
</tr>
</tbody>
</table>
**OPCODE MAP**

### Table A-4. Three-byte Opcode Map: 08H — FFH (First Two Bytes are 0F 38H) *

<table>
<thead>
<tr>
<th></th>
<th>8</th>
<th>9</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>psignb</td>
<td>Pq, Qq</td>
<td>psignb (66)</td>
<td>Vdq, Wdq</td>
<td>psignw</td>
<td>Pq, Qq</td>
<td>psignw (66)</td>
<td>Vdq, Wdq</td>
</tr>
<tr>
<td>1</td>
<td>pabsb</td>
<td>Pq, Qq</td>
<td>pabsb (66)</td>
<td>Vdq, Wdq</td>
<td>pabsw</td>
<td>Pq, Qq</td>
<td>pabsw (66)</td>
<td>Vdq, Wdq</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**

* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undeclared or reserved locations.
Table A-5. Three-byte Opcode Map: 00H — F7H (First two bytes are 0F 3AH) *

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
**Table A-5. Three-byte Opcode Map: 08H — FFH (First Two Bytes are 0F 3AH) **

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**

* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.
A.4 Opcode Extensions for One-Byte and Two-Byte Opcodes

Some 1-byte and 2-byte opcodes use bits 3-5 of the ModR/M byte (the nnn field in Figure A-1) as an extension of the opcode.

<table>
<thead>
<tr>
<th>mod</th>
<th>nnn</th>
<th>R/M</th>
</tr>
</thead>
</table>

Figure A-1. ModR/M Byte nnn Field (Bits 5, 4, and 3)

Opcodes that have opcode extensions are indicated in Table A-6 and organized by group number. Group numbers (from 1 to 16, second column) provide a table entry point. The encoding for the r/m field for each instruction can be established using the third column of the table.

A.4.1 Opcode Look-up Examples Using Opcode Extensions

An Example is provided below.

Example A-3. Interpreting an ADD Instruction

An ADD instruction with a 1-byte opcode of 80H is a Group 1 instruction:

- Table A-6 indicates that the opcode extension field encoded in the ModR/M byte for this instruction is 000B.
- The r/m field can be encoded to access a register (11B) or a memory address using a specified addressing mode (for example: mem = 00B, 01B, 10B).

Example A-2. Looking Up 0F01C3H

Look up opcode 0F01C3 for a VMRESUME instruction by using Table A-2, Table A-3 and Table A-6:

- 0F tells us that this instruction is in the 2-byte opcode map.
- 01 (row 0, column 1 in Table A-3) reveals that this opcode is in Group 7 of Table A-6.
- C3 is the ModR/M byte. The first two bits of C3 are 11B. This tells us to look at the second of the Group 7 rows in Table A-6.
- The Op/Reg bits [5,4,3] are 000B. This tells us to look in the 000 column for Group 7.
- Finally, the R/M bits [2,1,0] are 011B. This identifies the opcode as the VMRESUME instruction.
### Opcode Extension Tables

See Table A-6 below.

#### Table A-6. Opcode Extensions for One- and Two-byte Opcodes by Group Number *

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Group</th>
<th>Mod 7,6</th>
<th>Encoding of Bits 5,4,3 of the ModR/M Byte (bits 2,1,0 in parenthesis)</th>
</tr>
</thead>
<tbody>
<tr>
<td>80-83</td>
<td>1</td>
<td>mem, 11B</td>
<td>000</td>
</tr>
<tr>
<td>8F</td>
<td>1A</td>
<td>mem, 11B</td>
<td>ADD</td>
</tr>
<tr>
<td>C0, C1 reg. imm D0, D1 reg. 1 52. D3 reg. CL</td>
<td>2</td>
<td>mem, 11B</td>
<td>ROL</td>
</tr>
<tr>
<td>F6, F7</td>
<td>3</td>
<td>mem, 11B</td>
<td>TEST</td>
</tr>
<tr>
<td>FE</td>
<td>4</td>
<td>mem, 11B</td>
<td>INC</td>
</tr>
<tr>
<td>FF</td>
<td>5</td>
<td>mem, 11B</td>
<td>INC</td>
</tr>
<tr>
<td>0F 00</td>
<td>6</td>
<td>mem, 11B</td>
<td>SLDT</td>
</tr>
<tr>
<td>0F 01</td>
<td>7</td>
<td>mem</td>
<td>SGDT</td>
</tr>
<tr>
<td></td>
<td>11B</td>
<td>mem</td>
<td>VMCALL</td>
</tr>
<tr>
<td>0F BA</td>
<td>8</td>
<td>mem, 11B</td>
<td>BT</td>
</tr>
<tr>
<td>0F C7</td>
<td>9</td>
<td>mem</td>
<td>CMPXCH8B</td>
</tr>
<tr>
<td></td>
<td>11B</td>
<td>mem</td>
<td>MOV</td>
</tr>
<tr>
<td>0F B9</td>
<td>10</td>
<td>mem</td>
<td>MOV</td>
</tr>
<tr>
<td></td>
<td>11B</td>
<td>mem</td>
<td>MOV</td>
</tr>
<tr>
<td>C6</td>
<td>11</td>
<td>mem, 11B</td>
<td>MOV</td>
</tr>
<tr>
<td>C7</td>
<td>11B</td>
<td>mem</td>
<td>MOV</td>
</tr>
</tbody>
</table>

A-20 Vol. 2B
<table>
<thead>
<tr>
<th>Opcode</th>
<th>Group</th>
<th>Encoding of Bits 5,4,3 of the ModR/M Byte (bits 2,1,0 in parenthesis)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0F 71</td>
<td>12</td>
<td>mem, psrlw Nq, Ib, psrlw (66) Udq, Ib, psraw Nq, Ib, psraw (66) Udq, Ib, pslw Nq, Ib, pslw (66) Udq, Ib</td>
</tr>
<tr>
<td>0F 72</td>
<td>13</td>
<td>mem, psrl d Nq, Ib, psrl d (66) Udq, Ib, psrad Nq, Ib, psrad (66) Udq, Ib, psld Nq, Ib, psld (66) Udq, Ib</td>
</tr>
<tr>
<td>0F 73</td>
<td>14</td>
<td>mem, psrlq Nq, Ib, psrlq (66) Udq, Ib, psrl dq (66) Udq, Ib, psldq Nq, Ib, psldq (66) Udq, Ib</td>
</tr>
<tr>
<td>0F AE</td>
<td>15</td>
<td>mem, fsxave, fxrstor, ldmxcsr, stmxcsr, clflush, lfence, mfence, sfence</td>
</tr>
<tr>
<td>0F 18</td>
<td>16</td>
<td>mem, prefetch NTA, prefetch T0, prefetch T1, prefetch T2</td>
</tr>
</tbody>
</table>

**NOTES:**
- All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.
OPCODE MAP

A.5 ESCAPE OPCODE INSTRUCTIONS

Opcode maps for coprocessor escape instruction opcodes (x87 floating-point instruction opcodes) are in Table A-7 through Table A-22. These maps are grouped by the first byte of the opcode, from D8-DF. Each of these opcodes has a ModR/M byte. If the ModR/M byte is within the range of 00H-BFH, bits 3-5 of the ModR/M byte are used as an opcode extension, similar to the technique used for 1-and 2-byte opcodes (see Section A.4). If the ModR/M byte is outside the range of 00H through BFH, the entire ModR/M byte is used as an opcode extension.

A.5.1 Opcode Look-up Examples for Escape Instruction Opcodes

Examples are provided below.

Example A-5. Opcode with ModR/M Byte in the 00H through BFH Range

DD0504000000H can be interpreted as follows:

• Since the ModR/M byte (05H) is within the 00H through BFH range, bits 3 through 5 (000) of this byte indicate the opcode for an FLD double-real instruction (see Table A-9).
• The double-real value to be loaded is at 00000004H (the 32-bit displacement that follows and belongs to this opcode).

Example A-3. Opcode with ModR/M Byte outside the 00H through BFH Range

D8C1H can be interpreted as follows:

• This example illustrates an opcode with a ModR/M byte outside the range of 00H through BFH. The instruction can be located in Section A.4.
• In Table A-8, the ModR/M byte C1H indicates row C, column 1 (the FADD instruction using ST(0), ST(1) as operands).

A.5.2 Escape Opcode Instruction Tables

Tables are listed below.
A.5.2.1 Escape Opcodes with D8 as First Byte

Table A-7 and A-8 contain maps for the escape instruction opcodes that begin with D8H. Table A-7 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

### Table A-7. D8 Opcode Map When ModR/M Byte is Within 00H to BFH *

<table>
<thead>
<tr>
<th>nnn Field of ModR/M Byte (refer to Figure A.4)</th>
<th>000B</th>
<th>001B</th>
<th>010B</th>
<th>011B</th>
<th>100B</th>
<th>101B</th>
<th>110B</th>
<th>111B</th>
</tr>
</thead>
<tbody>
<tr>
<td>FADD single-real</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FMUL single-real</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FCOM single-real</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FCOMP single-real</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FSUB single-real</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FSUBR single-real</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FDIV single-real</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FDIVR single-real</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-8 shows the map if the ModR/M byte is outside the range of 00H-BFH. Here, the first digit of the ModR/M byte selects the table row and the second digit selects the column.

### Table A-8. D8 Opcode Map When ModR/M Byte is Outside 00H to BFH *

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
</tr>
<tr>
<td>FADD</td>
<td>FCOM</td>
<td>FSUB</td>
<td>FDIV</td>
<td>FMUL</td>
<td>FCOMP</td>
<td>FSUBR</td>
<td>FDIVR</td>
</tr>
<tr>
<td>ST(0),ST(0)</td>
<td>ST(0),ST(1)</td>
<td>ST(0),ST(2)</td>
<td>ST(0),ST(3)</td>
<td>ST(0),ST(4)</td>
<td>ST(0),ST(5)</td>
<td>ST(0),ST(6)</td>
<td>ST(0),ST(7)</td>
</tr>
<tr>
<td>ST(0),ST(0)</td>
<td>ST(0),ST(1)</td>
<td>ST(0),ST(2)</td>
<td>ST(0),ST(3)</td>
<td>ST(0),ST(4)</td>
<td>ST(0),ST(5)</td>
<td>ST(0),ST(6)</td>
<td>ST(0),ST(7)</td>
</tr>
</tbody>
</table>
| NOTEDS:.* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of defined or reserved locations.
A.5.2.2 Escape Opcodes with D9 as First Byte

Table A-9 and A-10 contain maps for escape instruction opcodes that begin with D9H. Table A-9 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

Table A-9. D9 Opcode Map When ModR/M Byte is Within 00H to BFH *

<table>
<thead>
<tr>
<th>nnn Field of ModR/M Byte</th>
<th>000B</th>
<th>001B</th>
<th>010B</th>
<th>011B</th>
<th>100B</th>
<th>101B</th>
<th>110B</th>
<th>111B</th>
</tr>
</thead>
<tbody>
<tr>
<td>FLD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>single-real</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FST</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>single-real</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FSTP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>single-real</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FLDENV</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14/28 bytes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FLDG</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2 bytes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FSTENV</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14/28 bytes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FSTCW</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2 bytes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTES:
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-10 shows the map if the ModR/M byte is outside the range of 00H-BFH. Here, the first digit of the ModR/M byte selects the table row and the second digit selects the column.

Table A-10. D9 Opcode Map When ModR/M Byte is Outside 00H to BFH *

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FLD</td>
<td>ST(0),ST(0)</td>
<td>ST(0),ST(1)</td>
<td>ST(0),ST(2)</td>
<td>ST(0),ST(3)</td>
<td>ST(0),ST(4)</td>
<td>ST(0),ST(5)</td>
<td>ST(0),ST(6)</td>
</tr>
<tr>
<td>D</td>
<td>FNOP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>FCHS</td>
<td>FABS</td>
<td>FTST</td>
<td>FXAM</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F</td>
<td>F2XM1</td>
<td>FYL2X</td>
<td>FPATAN</td>
<td>FXTRACT</td>
<td>FPREM1</td>
<td>FDECSTP</td>
<td>FINCSTP</td>
</tr>
<tr>
<td>8</td>
<td>9</td>
<td>A</td>
<td>B</td>
<td>C</td>
<td>D</td>
<td>E</td>
<td>F</td>
</tr>
<tr>
<td>C</td>
<td>FXCH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ST(0),ST(0)</td>
<td>ST(0),ST(1)</td>
<td>ST(0),ST(2)</td>
<td>ST(0),ST(3)</td>
<td>ST(0),ST(4)</td>
<td>ST(0),ST(5)</td>
<td>ST(0),ST(6)</td>
<td>ST(0),ST(7)</td>
</tr>
<tr>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>FLD1</td>
<td>FLDL2T</td>
<td>FLDL2E</td>
<td>FLDPI</td>
<td>FLDLG2</td>
<td>FLDLN2</td>
<td>FLDZ</td>
</tr>
<tr>
<td>F</td>
<td>FPREM</td>
<td>FYL2XP1</td>
<td>FSQRT</td>
<td>FSINCOS</td>
<td>FRNDINT</td>
<td>FSCALE</td>
<td>FSIN</td>
</tr>
</tbody>
</table>

NOTES:
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.
A.5.2.3 Escape Opcodes with DA as First Byte

Table A-11 and A-12 contain maps for escape instruction opcodes that begin with DAH. Table A-11 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

Table A-11. DA Opcode Map When ModR/M Byte is Within 00H to BFH *

<table>
<thead>
<tr>
<th>nnn Field of ModR/M Byte</th>
</tr>
</thead>
<tbody>
<tr>
<td>00B</td>
</tr>
<tr>
<td>FIADD</td>
</tr>
</tbody>
</table>

NOTES:
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-11 shows the map if the ModR/M byte is outside the range of 00H-BFH. Here, the first digit of the ModR/M byte selects the table row and the second digit selects the column.

Table A-12. DA Opcode Map When ModR/M Byte is Outside 00H to BFH *

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>FCMOVB</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ST(0),ST(0)</td>
<td>ST(0),ST(1)</td>
<td>ST(0),ST(2)</td>
<td>ST(0),ST(3)</td>
<td>ST(0),ST(4)</td>
<td>ST(0),ST(5)</td>
<td>ST(0),ST(6)</td>
<td>ST(0),ST(7)</td>
</tr>
<tr>
<td>D</td>
<td>FCMOVBE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ST(0),ST(0)</td>
<td>ST(0),ST(1)</td>
<td>ST(0),ST(2)</td>
<td>ST(0),ST(3)</td>
<td>ST(0),ST(4)</td>
<td>ST(0),ST(5)</td>
<td>ST(0),ST(6)</td>
<td>ST(0),ST(7)</td>
</tr>
<tr>
<td>E</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTES:
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.
A.5.2.4  Escape Opcodes with DB as First Byte

Table A-13 and A-14 contain maps for escape instruction opcodes that begin with DBH. Table A-13 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

**Table A-13. DB Opcode Map When ModR/M Byte is Within 00H to BFH * **

<table>
<thead>
<tr>
<th>nnn Field of ModR/M Byte</th>
<th>00B</th>
<th>01B</th>
<th>010B</th>
<th>011B</th>
<th>10B</th>
<th>101B</th>
<th>110B</th>
<th>111B</th>
</tr>
</thead>
<tbody>
<tr>
<td>FILD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FISTTP dword-integer</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FIST dword-integer</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FISTP dword-integer</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FLDP extended-real</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FSTP extended-real</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-14 shows the map if the ModR/M byte is outside the range of 00H-BFH. Here, the first digit of the ModR/M byte selects the table row and the second digit selects the column.

**Table A-14. DB Opcode Map When ModR/M Byte is Outside 00H to BFH * **

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.
### A.5.2.5  Escape Opcodes with DC as First Byte

Table A-15 and A-16 contain maps for escape instruction opcodes that begin with DCH. Table A-15 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

**Table A-15. DC Opcode Map When ModR/M Byte is Within 00H to BFH**

<table>
<thead>
<tr>
<th>nnn Field of ModRM Byte (refer to Figure A-1)</th>
<th>000B</th>
<th>001B</th>
<th>010B</th>
<th>011B</th>
<th>100B</th>
<th>101B</th>
<th>110B</th>
<th>111B</th>
</tr>
</thead>
<tbody>
<tr>
<td>FADD double-real</td>
<td>FMUL double-real</td>
<td>FCOM double-real</td>
<td>FCOMP double-real</td>
<td>FSUB double-real</td>
<td>FSUBR double-real</td>
<td>FDIV double-real</td>
<td>FDIVR double-real</td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-16 shows the map if the ModR/M byte is outside the range of 00H-BFH. In this case the first digit of the ModR/M byte selects the table row and the second digit selects the column.

**Table A-16. DC Opcode Map When ModR/M Byte is Outside 00H to BFH**

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FADD</td>
<td>ST(0),ST(0)</td>
<td>ST(1),ST(0)</td>
<td>ST(2),ST(0)</td>
<td>ST(3),ST(0)</td>
<td>ST(4),ST(0)</td>
<td>ST(5),ST(0)</td>
<td>ST(6),ST(0)</td>
</tr>
<tr>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FSUBR</td>
<td>ST(0),ST(0)</td>
<td>ST(1),ST(0)</td>
<td>ST(2),ST(0)</td>
<td>ST(3),ST(0)</td>
<td>ST(4),ST(0)</td>
<td>ST(5),ST(0)</td>
<td>ST(6),ST(0)</td>
</tr>
<tr>
<td>F</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FDIVR</td>
<td>ST(0),ST(0)</td>
<td>ST(1),ST(0)</td>
<td>ST(2),ST(0)</td>
<td>ST(3),ST(0)</td>
<td>ST(4),ST(0)</td>
<td>ST(5),ST(0)</td>
<td>ST(6),ST(0)</td>
</tr>
</tbody>
</table>

**NOTES:**
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.
A.5.2.6 Escape Opcodes with DD as First Byte

Table A-17 and A-18 contain maps for escape instruction opcodes that begin with DDH. Table A-17 shows the map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

**Table A-17. DD Opcode Map When ModR/M Byte is Within 00H to BFH**

<table>
<thead>
<tr>
<th>nnn Field of ModR/M Byte</th>
<th>000B</th>
<th>001B</th>
<th>010B</th>
<th>011B</th>
<th>100B</th>
<th>101B</th>
<th>110B</th>
<th>111B</th>
</tr>
</thead>
<tbody>
<tr>
<td>FLD double-real</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FISTTP integer64</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FST double-real</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FSTP double-real</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FRSTOR 98/108bytes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FSAVE 98/108bytes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FSTSW 2 bytes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-18 shows the map if the ModR/M byte is outside the range of 00H-BFH. The first digit of the ModR/M byte selects the table row and the second digit selects the column.

**Table A-18. DD Opcode Map When ModR/M Byte is Outside 00H to BFH**

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.
A.5.2.7   Escape Opcodes with DE as First Byte

Table A-19 and A-20 contain opcode maps for escape instruction opcodes that begin with DEH. Table A-19 shows the opcode map if the ModR/M byte is in the range of 00H-BFH. In this case, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

Table A-19. DE Opcode Map When ModR/M Byte is Within 00H to BFH *

<table>
<thead>
<tr>
<th>nnn Field of ModR/M Byte</th>
<th>00B</th>
<th>01B</th>
<th>02B</th>
<th>03B</th>
<th>04B</th>
<th>05B</th>
<th>06B</th>
<th>07B</th>
</tr>
</thead>
<tbody>
<tr>
<td>FIADD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FIMUL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FICOM</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FICOMP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FISUB</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FISUBR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FIDIV</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FIDIVR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTES:
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-20 shows the opcode map if the ModR/M byte is outside the range of 00H-BFH. The first digit of the ModR/M byte selects the table row and the second digit selects the column.

Table A-20. DE Opcode Map When ModR/M Byte is Outside 00H to BFH *

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTES:
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.
A.5.2.8  **Escape Opcodes with DF As First Byte**
Table A-21 and A-22 contain the opcode maps for escape instruction opcodes that begin with DFH. Table A-21 shows the opcode map if the ModR/M byte is in the range of 00H-BFH. Here, the value of bits 3-5 (the nnn field in Figure A-1) selects the instruction.

**Table A-21. DF Opcode Map When ModR/M Byte is Within 00H to BFH *

<table>
<thead>
<tr>
<th>nnn Field of ModR/M Byte</th>
<th>000B</th>
<th>001B</th>
<th>010B</th>
<th>011B</th>
<th>100B</th>
<th>101B</th>
<th>110B</th>
<th>111B</th>
</tr>
</thead>
<tbody>
<tr>
<td>FILD word-integer</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FISTTP word-integer</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FIST word-integer</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FISTP word-integer</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FBLD packed-BCD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FBSTP packed-BCD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FISTP qword-integer</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-22 shows the opcode map if the ModR/M byte is outside the range of 00H-BFH. The first digit of the ModR/M byte selects the table row and the second digit selects the column.

**Table A-22. DF Opcode Map When ModR/M Byte is Outside 00H to BFH *

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>FSTSW AX</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F</td>
<td>FCOMP</td>
<td>ST(0),ST(0)</td>
<td>ST(0),ST(1)</td>
<td>ST(0),ST(2)</td>
<td>ST(0),ST(3)</td>
<td>ST(0),ST(4)</td>
<td>ST(0),ST(5)</td>
</tr>
</tbody>
</table>

**NOTES:**
* All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.
This appendix provides machine instruction formats and encodings of IA-32 instructions. The first section describes the IA-32 architecture’s machine instruction format. The remaining sections show the formats and encoding of general-purpose, MMX, P6 family, SSE/SSE2/SSE3, x87 FPU instructions, and VMX instructions. Those instruction formats also apply to Intel 64 architecture. Instruction formats used in 64-bit mode are provided as supersets of the above.

### B.1 MACHINE INSTRUCTION FORMAT

All Intel Architecture instructions are encoded using subsets of the general machine instruction format shown in Figure B-1. Each instruction consists of:

- an opcode
- a register and/or address mode specifier consisting of the ModR/M byte and sometimes the scale-index-base (SIB) byte (if required)
- a displacement and an immediate data field (if required)

The following sections discuss this format.

**Figure B-1. General Machine Instruction Format**

The following sections discuss this format.
INSTRUCTION FORMATS AND ENCODINGS

B.1.1  Legacy Prefixes
The legacy prefixes noted in Figure B-1 include 66H, 67H, F2H and F3H. They are optional, except when F2H, F3H and 66H are used in new instruction extensions. Legacy prefixes must be placed before REX prefixes.

B.1.2  REX Prefixes
REX prefixes are a set of 16 opcodes that span one row of the opcode map and occupy entries 40H to 4FH. These opcodes represent valid instructions (INC or DEC) in IA-32 operating modes and in compatibility mode. In 64-bit mode, the same opcodes represent the instruction prefix REX and are not treated as individual instructions.

B.1.3  Opcode Fields
The primary opcode for an instruction is encoded in one to three bytes of the instruction. Within the primary opcode, smaller encoding fields may be defined. These fields vary according to the class of operation being performed.
Almost all instructions that refer to a register and/or memory operand have a register and/or address mode byte following the opcode. This byte, the ModR/M byte, consists of the mod field (3 bits), the reg field (3 bits; this field is sometimes an opcode extension), and the R/M field (2 bits). Certain encodings of the ModR/M byte indicate that a second address mode byte, the SIB byte, must be used.
If the addressing mode specifies a displacement, the displacement value is placed immediately following the ModR/M byte or SIB byte. Possible sizes are 8, 16, or 32 bits. If the instruction specifies an immediate value, the immediate value follows any displacement bytes. The immediate, if specified, is always the last field of the instruction.

B.1.4  Special Fields
Table B-1 lists bit fields that appear in certain instructions, sometimes within the opcode bytes. All of these fields (except the d bit) occur in the general-purpose instruction formats in Table B-13.
The reg field in the ModR/M byte specifies a general-purpose register operand. The group of registers specified is modified by the presence and state of the w bit in an encoding (refer to Section B.1.4.3). Table B-2 shows the encoding of the reg field when the w bit is not present in an encoding; Table B-3 shows the encoding of the reg field when the w bit is present.

### Table B-1. Special Fields Within Instruction Encodings

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Description</th>
<th>Number of Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>reg</td>
<td>General-register specifier (see Table B-4 or B-5)</td>
<td>3</td>
</tr>
<tr>
<td>w</td>
<td>Specifies if data is byte or full-sized, where full-sized is 16 or 32 bits (see Table B-6)</td>
<td>1</td>
</tr>
<tr>
<td>s</td>
<td>Specifies sign extension of an immediate field (see Table B-7)</td>
<td>1</td>
</tr>
<tr>
<td>sreg2</td>
<td>Segment register specifier for CS, SS, DS, ES (see Table B-8)</td>
<td>2</td>
</tr>
<tr>
<td>sreg3</td>
<td>Segment register specifier for CS, SS, DS, ES, FS, GS (see Table B-8)</td>
<td>3</td>
</tr>
<tr>
<td>eee</td>
<td>Specifies a special-purpose (control or debug) register (see Table B-9)</td>
<td>3</td>
</tr>
<tr>
<td>tttn</td>
<td>For conditional instructions, specifies a condition asserted or negated (see Table B-12)</td>
<td>4</td>
</tr>
<tr>
<td>d</td>
<td>Specifies direction of data operation (see Table B-11)</td>
<td>1</td>
</tr>
</tbody>
</table>

### B.1.4.1 Reg Field (reg) for Non-64-Bit Modes

The reg field in the ModR/M byte specifies a general-purpose register operand. The group of registers specified is modified by the presence and state of the w bit in an encoding (refer to Section B.1.4.3). Table B-2 shows the encoding of the reg field when the w bit is not present in an encoding; Table B-3 shows the encoding of the reg field when the w bit is present.

### Table B-2. Encoding of reg Field When w Field is Not Present in Instruction

<table>
<thead>
<tr>
<th>reg Field</th>
<th>Register Selected during 16-Bit Data Operations</th>
<th>Register Selected during 32-Bit Data Operations</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>AX</td>
<td>EAX</td>
</tr>
<tr>
<td>001</td>
<td>CX</td>
<td>ECX</td>
</tr>
<tr>
<td>010</td>
<td>DX</td>
<td>EDX</td>
</tr>
<tr>
<td>011</td>
<td>BX</td>
<td>EBX</td>
</tr>
<tr>
<td>100</td>
<td>SP</td>
<td>ESP</td>
</tr>
<tr>
<td>101</td>
<td>BP</td>
<td>EBP</td>
</tr>
<tr>
<td>110</td>
<td>SI</td>
<td>ESI</td>
</tr>
<tr>
<td>111</td>
<td>DI</td>
<td>EDI</td>
</tr>
</tbody>
</table>
INSTRUCTION FORMATS AND ENCODINGS

Table B-3. Encoding of reg Field When w Field is Present in Instruction

<table>
<thead>
<tr>
<th>Function of w Field</th>
<th>Register Specified by reg Field During 16-Bit Data Operations</th>
<th>Register Specified by reg Field During 32-Bit Data Operations</th>
</tr>
</thead>
<tbody>
<tr>
<td>reg</td>
<td>When w = 0</td>
<td>When w = 1</td>
</tr>
<tr>
<td>000</td>
<td>AL</td>
<td>AX</td>
</tr>
<tr>
<td>001</td>
<td>CL</td>
<td>CX</td>
</tr>
<tr>
<td>010</td>
<td>DL</td>
<td>DX</td>
</tr>
<tr>
<td>011</td>
<td>BL</td>
<td>BX</td>
</tr>
<tr>
<td>100</td>
<td>AH</td>
<td>SP</td>
</tr>
<tr>
<td>101</td>
<td>CH</td>
<td>BP</td>
</tr>
<tr>
<td>110</td>
<td>DH</td>
<td>SI</td>
</tr>
<tr>
<td>111</td>
<td>BH</td>
<td>DI</td>
</tr>
</tbody>
</table>

B.1.4.2 Reg Field (reg) for 64-Bit Mode

Just like in non-64-bit modes, the reg field in the ModR/M byte specifies a general-purpose register operand. The group of registers specified is modified by the presence of and state of the w bit in an encoding (refer to Section B.1.4.3). Table B-4 shows the encoding of the reg field when the w bit is not present in an encoding; Table B-5 shows the encoding of the reg field when the w bit is present.

Table B-4. Encoding of reg Field When w Field is Not Present in Instruction

<table>
<thead>
<tr>
<th>reg Field</th>
<th>Register Selected during 16-Bit Data Operations</th>
<th>Register Selected during 32-Bit Data Operations</th>
<th>Register Selected during 64-Bit Data Operations</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>AX</td>
<td>EAX</td>
<td>RAX</td>
</tr>
<tr>
<td>001</td>
<td>CX</td>
<td>ECX</td>
<td>RCX</td>
</tr>
<tr>
<td>010</td>
<td>DX</td>
<td>EDX</td>
<td>RDX</td>
</tr>
<tr>
<td>011</td>
<td>BX</td>
<td>EBX</td>
<td>RBX</td>
</tr>
<tr>
<td>100</td>
<td>SP</td>
<td>ESP</td>
<td>RSP</td>
</tr>
<tr>
<td>101</td>
<td>BP</td>
<td>EBP</td>
<td>RBP</td>
</tr>
<tr>
<td>110</td>
<td>SI</td>
<td>ESI</td>
<td>RSI</td>
</tr>
<tr>
<td>111</td>
<td>DI</td>
<td>EDI</td>
<td>RDI</td>
</tr>
</tbody>
</table>
The current operand-size attribute determines whether the processor is performing 16-bit, 32-bit or 64-bit operations. Within the constraints of the current operand-size attribute, the operand-size bit (w) can be used to indicate operations on 8-bit operands or the full operand size specified with the operand-size attribute. Table B-6 shows the encoding of the w bit depending on the current operand-size attribute.

### Table B-5. Encoding of reg Field When w Field is Present in Instruction

<table>
<thead>
<tr>
<th>Register Specified by reg Field During 16-Bit Data Operations</th>
<th>Register Specified by reg Field During 32-Bit Data Operations</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Function of w Field</strong></td>
<td><strong>Function of w Field</strong></td>
</tr>
<tr>
<td><strong>reg</strong></td>
<td><strong>When w = 0</strong></td>
</tr>
<tr>
<td>000</td>
<td>AL</td>
</tr>
<tr>
<td>001</td>
<td>CL</td>
</tr>
<tr>
<td>010</td>
<td>DL</td>
</tr>
<tr>
<td>011</td>
<td>BL</td>
</tr>
<tr>
<td>100</td>
<td>AH(^i)</td>
</tr>
<tr>
<td>101</td>
<td>CH(^i)</td>
</tr>
<tr>
<td>110</td>
<td>DH(^i)</td>
</tr>
<tr>
<td>111</td>
<td>BH(^i)</td>
</tr>
</tbody>
</table>

**NOTES:**
1. AH, CH, DH, BH cannot be encoded when REX prefix is used. Such an expression defaults to the low byte.

### B.1.4.3 Encoding of Operand Size (w) Bit

The current operand-size attribute determines whether the processor is performing 16-bit, 32-bit or 64-bit operations. Within the constraints of the current operand-size attribute, the operand-size bit (w) can be used to indicate operations on 8-bit operands or the full operand size specified with the operand-size attribute. Table B-6 shows the encoding of the w bit depending on the current operand-size attribute.

### Table B-6. Encoding of Operand Size (w) Bit

<table>
<thead>
<tr>
<th>w Bit</th>
<th>Operand Size When Operand-Size Attribute is 16 Bits</th>
<th>Operand Size When Operand-Size Attribute is 32 Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8 Bits</td>
<td>8 Bits</td>
</tr>
<tr>
<td>1</td>
<td>16 Bits</td>
<td>32 Bits</td>
</tr>
</tbody>
</table>
B.1.4.4  Sign-Extend (s) Bit

The sign-extend (s) bit occurs in instructions with immediate data fields that are being extended from 8 bits to 16 or 32 bits. See Table B-7.

<table>
<thead>
<tr>
<th>s</th>
<th>Effect on 8-Bit Immediate Data</th>
<th>Effect on 16- or 32-Bit Immediate Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>1</td>
<td>Sign-extend to fill 16-bit or 32-bit destination</td>
<td>None</td>
</tr>
</tbody>
</table>

B.1.4.5  Segment Register (sreg) Field

When an instruction operates on a segment register, the reg field in the ModR/M byte is called the sreg field and is used to specify the segment register. Table B-8 shows the encoding of the sreg field. This field is sometimes a 2-bit field (sreg2) and other times a 3-bit field (sreg3).

### Table B-8. Encoding of the Segment Register (sreg) Field

<table>
<thead>
<tr>
<th>2-Bit sreg2 Field</th>
<th>Segment Register Selected</th>
<th>3-Bit sreg3 Field</th>
<th>Segment Register Selected</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>ES</td>
<td>000</td>
<td>ES</td>
</tr>
<tr>
<td>01</td>
<td>CS</td>
<td>001</td>
<td>CS</td>
</tr>
<tr>
<td>10</td>
<td>SS</td>
<td>010</td>
<td>SS</td>
</tr>
<tr>
<td>11</td>
<td>DS</td>
<td>011</td>
<td>DS</td>
</tr>
<tr>
<td></td>
<td></td>
<td>100</td>
<td>FS</td>
</tr>
<tr>
<td></td>
<td></td>
<td>101</td>
<td>GS</td>
</tr>
<tr>
<td></td>
<td></td>
<td>110</td>
<td>Reserved(^1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>111</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

NOTES:
1. Do not use reserved encodings.
B.1.4.6  Special-Purpose Register (eee) Field

When control or debug registers are referenced in an instruction they are encoded in the eee field, located in bits 5 through 3 of the ModR/M byte (an alternate encoding of the sreg field). See Table B-9.

### Table B-9. Encoding of Special-Purpose Register (eee) Field

<table>
<thead>
<tr>
<th>eee</th>
<th>Control Register</th>
<th>Debug Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>CR0</td>
<td>DR0</td>
</tr>
<tr>
<td>001</td>
<td>Reserved</td>
<td>DR1</td>
</tr>
<tr>
<td>010</td>
<td>CR2</td>
<td>DR2</td>
</tr>
<tr>
<td>011</td>
<td>CR3</td>
<td>DR3</td>
</tr>
<tr>
<td>100</td>
<td>CR4</td>
<td>Reserved</td>
</tr>
<tr>
<td>101</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>110</td>
<td>Reserved</td>
<td>DR6</td>
</tr>
<tr>
<td>111</td>
<td>Reserved</td>
<td>DR7</td>
</tr>
</tbody>
</table>

**NOTES:**

1. Do not use reserved encodings.

B.1.4.7  Condition Test (tttn) Field

For conditional instructions (such as conditional jumps and set on condition), the condition test field (tttn) is encoded for the condition being tested. The ttt part of the field gives the condition to test and the n part indicates whether to use the condition (n = 0) or its negation (n = 1).

- For 1-byte primary opcodes, the tttn field is located in bits 3, 2, 1, and 0 of the opcode byte.
- For 2-byte primary opcodes, the tttn field is located in bits 3, 2, 1, and 0 of the second opcode byte.

Table B-10 shows the encoding of the tttn field.
INSTRUCTION FORMATS AND ENCODINGS

Table B-10. Encoding of Conditional Test (tttn) Field

<table>
<thead>
<tr>
<th>tttn</th>
<th>Mnemonic</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>O</td>
<td>Overflow</td>
</tr>
<tr>
<td>0001</td>
<td>NO</td>
<td>No overflow</td>
</tr>
<tr>
<td>0010</td>
<td>B, NAE</td>
<td>Below, Not above or equal</td>
</tr>
<tr>
<td>0011</td>
<td>NB, AE</td>
<td>Not below, Above or equal</td>
</tr>
<tr>
<td>0100</td>
<td>E, Z</td>
<td>Equal, Zero</td>
</tr>
<tr>
<td>0101</td>
<td>NE, NZ</td>
<td>Not equal, Not zero</td>
</tr>
<tr>
<td>0110</td>
<td>BE, NA</td>
<td>Below or equal, Not above</td>
</tr>
<tr>
<td>0111</td>
<td>NBE, A</td>
<td>Not below or equal, Above</td>
</tr>
<tr>
<td>1000</td>
<td>S</td>
<td>Sign</td>
</tr>
<tr>
<td>1001</td>
<td>NS</td>
<td>Not sign</td>
</tr>
<tr>
<td>1010</td>
<td>P, PE</td>
<td>Parity, Parity Even</td>
</tr>
<tr>
<td>1011</td>
<td>NP, PO</td>
<td>Not parity, Parity Odd</td>
</tr>
<tr>
<td>1100</td>
<td>L, NGE</td>
<td>Less than, Not greater than or equal to</td>
</tr>
<tr>
<td>1101</td>
<td>NL, GE</td>
<td>Not less than, Greater than or equal to</td>
</tr>
<tr>
<td>1110</td>
<td>LE, NG</td>
<td>Less than or equal to, Not greater than</td>
</tr>
<tr>
<td>1111</td>
<td>NLE, G</td>
<td>Not less than or equal to, Greater than</td>
</tr>
</tbody>
</table>

B.1.4.8 Direction (d) Bit

In many two-operand instructions, a direction bit (d) indicates which operand is considered the source and which is the destination. See Table B-11.

- When used for integer instructions, the d bit is located at bit 1 of a 1-byte primary opcode. Note that this bit does not appear as the symbol “d” in Table B-13; the actual encoding of the bit as 1 or 0 is given.
- When used for floating-point instructions (in Table B-16), the d bit is shown as bit 2 of the first byte of the primary opcode.

Table B-11. Encoding of Operation Direction (d) Bit

<table>
<thead>
<tr>
<th>d</th>
<th>Source</th>
<th>Destination</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>reg Field</td>
<td>ModR/M or SIB Byte</td>
</tr>
<tr>
<td>1</td>
<td>ModR/M or SIB Byte</td>
<td>reg Field</td>
</tr>
</tbody>
</table>
B.1.5 Other Notes

Table B-12 contains notes on particular encodings. These notes are indicated in the tables shown in the following sections by superscripts.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>A value of 11B in bits 7 and 6 of the ModR/M byte is reserved.</td>
</tr>
</tbody>
</table>

B.2 GENERAL-PURPOSE INSTRUCTION FORMATS AND ENCODINGS FOR NON-64-BIT MODES

Table B-13 shows machine instruction formats and encodings for general purpose instructions in non-64-bit modes.

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>AAA – ASCII Adjust after Addition</td>
<td>0011 0111</td>
</tr>
<tr>
<td>AAD – ASCII Adjust AX before Division</td>
<td>1101 0101 : 0000 1010</td>
</tr>
<tr>
<td>AAM – ASCII Adjust AX after Multiply</td>
<td>1101 0100 : 0000 1010</td>
</tr>
<tr>
<td>AAS – ASCII Adjust AL after Subtraction</td>
<td>0011 1111</td>
</tr>
<tr>
<td>ADC – ADD with Carry</td>
<td></td>
</tr>
<tr>
<td>register1 to register2</td>
<td>0001 000w : 11 reg1 reg2</td>
</tr>
<tr>
<td>register2 to register1</td>
<td>0001 001w : 11 reg1 reg2</td>
</tr>
<tr>
<td>memory to register</td>
<td>0001 001w : mod reg r/m</td>
</tr>
<tr>
<td>register to memory</td>
<td>0001 000w : mod reg r/m</td>
</tr>
<tr>
<td>immediate to register</td>
<td>1000 00sw : 11 010 reg : immediate data</td>
</tr>
<tr>
<td>immediate to AL, AX, or EAX</td>
<td>0001 010w : immediate data</td>
</tr>
<tr>
<td>immediate to memory</td>
<td>1000 00sw : mod 010 r/m : immediate data</td>
</tr>
<tr>
<td>ADD – Add</td>
<td></td>
</tr>
<tr>
<td>register1 to register2</td>
<td>0000 000w : 11 reg1 reg2</td>
</tr>
<tr>
<td>register2 to register1</td>
<td>0000 001w : 11 reg1 reg2</td>
</tr>
<tr>
<td>memory to register</td>
<td>0000 001w : mod reg r/m</td>
</tr>
<tr>
<td>register to memory</td>
<td>0000 000w : mod reg r/m</td>
</tr>
<tr>
<td>immediate to register</td>
<td>1000 00sw : 11 000 reg : immediate data</td>
</tr>
</tbody>
</table>
### Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>immediate to AL, AX, or EAX</td>
<td>0000 010w: immediate data</td>
</tr>
<tr>
<td>immediate to memory</td>
<td>1000 00sw: mod 000 r/m: immediate data</td>
</tr>
<tr>
<td><strong>AND – Logical AND</strong></td>
<td></td>
</tr>
<tr>
<td>register1 to register2</td>
<td>0010 000w: 11 reg1 reg2</td>
</tr>
<tr>
<td>register2 to register1</td>
<td>0010 001w: 11 reg1 reg2</td>
</tr>
<tr>
<td>memory to register</td>
<td>0010 001w: mod reg r/m</td>
</tr>
<tr>
<td>register to memory</td>
<td>0010 000w: mod reg r/m</td>
</tr>
<tr>
<td>immediate to register</td>
<td>1000 00sw: 11 100 reg: immediate data</td>
</tr>
<tr>
<td>immediate to AL, AX, or EAX</td>
<td>0010 010w: immediate data</td>
</tr>
<tr>
<td>immediate to memory</td>
<td>1000 00sw: mod 100 r/m: immediate data</td>
</tr>
<tr>
<td><strong>ARPL – Adjust RPL Field of Selector</strong></td>
<td></td>
</tr>
<tr>
<td>from register</td>
<td>0110 0011: 11 reg1 reg2</td>
</tr>
<tr>
<td>from memory</td>
<td>0110 0011: mod reg r/m</td>
</tr>
<tr>
<td><strong>BOUND – Check Array Against Bounds</strong></td>
<td></td>
</tr>
<tr>
<td>0110 0010: modA reg r/m</td>
<td></td>
</tr>
<tr>
<td><strong>BSF – Bit Scan Forward</strong></td>
<td></td>
</tr>
<tr>
<td>register1, register2</td>
<td>0000 1111: 1011 1100: 11 reg1 reg2</td>
</tr>
<tr>
<td>memory, register</td>
<td>0000 1111: 1011 1100: mod reg r/m</td>
</tr>
<tr>
<td><strong>BSR – Bit Scan Reverse</strong></td>
<td></td>
</tr>
<tr>
<td>register1, register2</td>
<td>0000 1111: 1011 1101: 11 reg1 reg2</td>
</tr>
<tr>
<td>memory, register</td>
<td>0000 1111: 1011 1101: mod reg r/m</td>
</tr>
<tr>
<td><strong>BSwap – Byte Swap</strong></td>
<td></td>
</tr>
<tr>
<td>0000 1111: 1100 1 reg</td>
<td></td>
</tr>
<tr>
<td><strong>BT – Bit Test</strong></td>
<td></td>
</tr>
<tr>
<td>register, immediate</td>
<td>0000 1111: 1011 1010: 11 100 reg: imm8 data</td>
</tr>
<tr>
<td>memory, immediate</td>
<td>0000 1111: 1011 1010: mod 100 r/m: imm8 data</td>
</tr>
<tr>
<td>register1, register2</td>
<td>0000 1111: 1010 0011: 11 reg2 reg1</td>
</tr>
<tr>
<td>memory, reg</td>
<td>0000 1111: 1010 0011: mod reg r/m</td>
</tr>
<tr>
<td><strong>BTC – Bit Test and Complement</strong></td>
<td></td>
</tr>
<tr>
<td>register, immediate</td>
<td>0000 1111: 1011 1010: 11 111 reg: imm8 data</td>
</tr>
</tbody>
</table>
### Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>memory, immediate</td>
<td>0000 1111 : 1011 1010 : mod 111 r/m : imm8 data</td>
</tr>
<tr>
<td>register1, register2</td>
<td>0000 1111 : 1011 1011 : 11 reg2 reg1</td>
</tr>
<tr>
<td>memory, reg</td>
<td>0000 1111 : 1011 1011 : mod reg r/m</td>
</tr>
<tr>
<td><strong>BTR – Bit Test and Reset</strong></td>
<td></td>
</tr>
<tr>
<td>register, immediate</td>
<td>0000 1111 : 1011 1010 : 11 110 reg: imm8 data</td>
</tr>
<tr>
<td>memory, immediate</td>
<td>0000 1111 : 1011 1010 : mod 110 r/m : imm8 data</td>
</tr>
<tr>
<td>register1, register2</td>
<td>0000 1111 : 1011 0011 : 11 reg2 reg1</td>
</tr>
<tr>
<td>memory, reg</td>
<td>0000 1111 : 1011 0011 : mod reg r/m</td>
</tr>
<tr>
<td><strong>BTS – Bit Test and Set</strong></td>
<td></td>
</tr>
<tr>
<td>register, immediate</td>
<td>0000 1111 : 1011 1010 : 11 101 reg: imm8 data</td>
</tr>
<tr>
<td>memory, immediate</td>
<td>0000 1111 : 1011 1010 : mod 101 r/m : imm8 data</td>
</tr>
<tr>
<td>register1, register2</td>
<td>0000 1111 : 1010 1011 : 11 reg2 reg1</td>
</tr>
<tr>
<td>memory, reg</td>
<td>0000 1111 : 1010 1011 : mod reg r/m</td>
</tr>
<tr>
<td><strong>CALL – Call Procedure (in same segment)</strong></td>
<td></td>
</tr>
<tr>
<td>direct</td>
<td>1110 1000 : full displacement</td>
</tr>
<tr>
<td>register indirect</td>
<td>1111 1111 : 11 010 reg</td>
</tr>
<tr>
<td>memory indirect</td>
<td>1111 1111 : mod 010 r/m</td>
</tr>
<tr>
<td><strong>CALL – Call Procedure (in other segment)</strong></td>
<td></td>
</tr>
<tr>
<td>direct</td>
<td>1001 1010 : unsigned full offset, selector</td>
</tr>
<tr>
<td>indirect</td>
<td>1111 1111 : mod 011 r/m</td>
</tr>
<tr>
<td><strong>CBW – Convert Byte to Word</strong></td>
<td>1001 1000</td>
</tr>
<tr>
<td><strong>CDQ – Convert Doubleword to Qword</strong></td>
<td>1001 1001</td>
</tr>
<tr>
<td><strong>CLC – Clear Carry Flag</strong></td>
<td>1111 1000</td>
</tr>
<tr>
<td><strong>CLD – Clear Direction Flag</strong></td>
<td>1111 1100</td>
</tr>
<tr>
<td><strong>CLI – Clear Interrupt Flag</strong></td>
<td>1111 1010</td>
</tr>
<tr>
<td><strong>CLTS – Clear Task-Switched Flag in CR0</strong></td>
<td>0000 1111 : 0000 0110</td>
</tr>
</tbody>
</table>
### Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMC – Complement Carry Flag</td>
<td>1111 0101</td>
</tr>
<tr>
<td>CMP – Compare Two Operands</td>
<td></td>
</tr>
<tr>
<td>register1 with register2</td>
<td>0011 100w : 11 reg1 reg2</td>
</tr>
<tr>
<td>register2 with register1</td>
<td>0011 101w : 11 reg1 reg2</td>
</tr>
<tr>
<td>memory with register</td>
<td>0011 100w : mod reg r/m</td>
</tr>
<tr>
<td>register with memory</td>
<td>0011 101w : mod reg r/m</td>
</tr>
<tr>
<td>immediate with register</td>
<td>1000 00sw : 11 111 reg : immediate data</td>
</tr>
<tr>
<td>immediate with AL, AX, or EAX</td>
<td>0011 110w : immediate data</td>
</tr>
<tr>
<td>immediate with memory</td>
<td>1000 00sw : mod 111 r/m : immediate data</td>
</tr>
<tr>
<td>CMPS/CMPSB/CMPSW/CMPSD – Compare String Operands</td>
<td>1010 011w</td>
</tr>
<tr>
<td>CMPXCHG – Compare and Exchange</td>
<td></td>
</tr>
<tr>
<td>register1, register2</td>
<td>0000 1111 : 1011 000w : 11 reg2 reg1</td>
</tr>
<tr>
<td>memory, register</td>
<td>0000 1111 : 1011 000w : mod reg r/m</td>
</tr>
<tr>
<td>CPUID – CPU Identification</td>
<td>0000 1111 : 1010 0010</td>
</tr>
<tr>
<td>CWD – Convert Word to Doubleword</td>
<td>1001 1001</td>
</tr>
<tr>
<td>CWDE – Convert Word to Doubleword</td>
<td>1001 1000</td>
</tr>
<tr>
<td>DAA – Decimal Adjust AL after Addition</td>
<td>0010 0111</td>
</tr>
<tr>
<td>DAS – Decimal Adjust AL after Subtraction</td>
<td>0010 1111</td>
</tr>
<tr>
<td>DEC – Decrement by 1</td>
<td></td>
</tr>
<tr>
<td>register</td>
<td>1111 111w : 11 001 reg</td>
</tr>
<tr>
<td>register (alternate encoding)</td>
<td>0100 1 reg</td>
</tr>
<tr>
<td>memory</td>
<td>1111 111w : mod 001 r/m</td>
</tr>
<tr>
<td>DIV – Unsigned Divide</td>
<td></td>
</tr>
<tr>
<td>AL, AX, or EAX by register</td>
<td>1111 011w : 11 110 reg</td>
</tr>
<tr>
<td>AL, AX, or EAX by memory</td>
<td>1111 011w : mod 110 r/m</td>
</tr>
<tr>
<td>ENTER – Make Stack Frame for High Level Procedure</td>
<td>1100 1000 : 16-bit displacement : 8-bit level (L)</td>
</tr>
<tr>
<td>HLT – Halt</td>
<td>1111 0100</td>
</tr>
<tr>
<td>IDIV – Signed Divide</td>
<td></td>
</tr>
</tbody>
</table>
### Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>AL, AX, or EAX by register</td>
<td>1111 011w : 11 111 reg</td>
</tr>
<tr>
<td>AL, AX, or EAX by memory</td>
<td>1111 011w : mod 111 r/m</td>
</tr>
<tr>
<td><strong>IMUL - Signed Multiply</strong></td>
<td></td>
</tr>
<tr>
<td>AL, AX, or EAX with register</td>
<td>1111 011w : 11 101 reg</td>
</tr>
<tr>
<td>AL, AX, or EAX with memory</td>
<td>1111 011w : mod 101 reg</td>
</tr>
<tr>
<td>register1 with register2</td>
<td>0000 1111 : 1010 1111 : 11 : reg1 reg2</td>
</tr>
<tr>
<td>register with memory</td>
<td>0000 1111 : 1010 1111 : mod reg r/m</td>
</tr>
<tr>
<td>register1 with immediate to register2</td>
<td>0110 10s1 : 11 reg1 reg2 : immediate data</td>
</tr>
<tr>
<td>memory with immediate to register</td>
<td>0110 10s1 : mod reg r/m : immediate data</td>
</tr>
<tr>
<td><strong>IN - Input From Port</strong></td>
<td></td>
</tr>
<tr>
<td>fixed port</td>
<td>1110 010w : port number</td>
</tr>
<tr>
<td>variable port</td>
<td>1110 110w</td>
</tr>
<tr>
<td><strong>INC - Increment by 1</strong></td>
<td></td>
</tr>
<tr>
<td>reg</td>
<td>1111 111w : 11 000 reg</td>
</tr>
<tr>
<td>reg (alternate encoding)</td>
<td>0100 0 reg</td>
</tr>
<tr>
<td>memory</td>
<td>1111 111w : mod 000 r/m</td>
</tr>
<tr>
<td><strong>INS - Input from DX Port</strong></td>
<td>0110 110w</td>
</tr>
<tr>
<td><strong>INT n - Interrupt Type n</strong></td>
<td>1100 1101 : type</td>
</tr>
<tr>
<td><strong>INT - Single-Step Interrupt 3</strong></td>
<td>1100 1100</td>
</tr>
<tr>
<td><strong>INTO - Interrupt 4 on Overflow</strong></td>
<td>1100 1110</td>
</tr>
<tr>
<td><strong>INVD - Invalidate Cache</strong></td>
<td>0000 1111 : 0000 1000</td>
</tr>
<tr>
<td><strong>INVLP - Invalidate TLB Entry</strong></td>
<td>0000 1111 : 0000 0001 : mod 111 r/m</td>
</tr>
<tr>
<td><strong>IRET/IRETD - Interrupt Return</strong></td>
<td>1100 1111</td>
</tr>
<tr>
<td><strong>Jcc - Jump if Condition is Met</strong></td>
<td></td>
</tr>
<tr>
<td>8-bit displacement</td>
<td>0111 tttn : 8-bit displacement</td>
</tr>
<tr>
<td>full displacement</td>
<td>0000 1111 : 1000 tttn : full displacement</td>
</tr>
<tr>
<td><strong>JEXZ/JECXZ - Jump on CX/ECX Zero</strong></td>
<td></td>
</tr>
<tr>
<td>Address-size prefix differentiates JEXZ and JECXZ</td>
<td>1110 0011 : 8-bit displacement</td>
</tr>
<tr>
<td><strong>JMP - Unconditional Jump (to same segment)</strong></td>
<td></td>
</tr>
</tbody>
</table>
### Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>short</td>
<td>1110 1011: 8-bit displacement</td>
</tr>
<tr>
<td>direct</td>
<td>1110 1001: full displacement</td>
</tr>
<tr>
<td>register indirect</td>
<td>1111 1111: 11 100 reg</td>
</tr>
<tr>
<td>memory indirect</td>
<td>1111 1111: mod 100 r/m</td>
</tr>
<tr>
<td><strong>JMP – Unconditional Jump (to other segment)</strong></td>
<td></td>
</tr>
<tr>
<td>direct intersegment</td>
<td>1110 1010: unsigned full offset, selector</td>
</tr>
<tr>
<td>indirect intersegment</td>
<td>1111 1111: mod 101 r/m</td>
</tr>
<tr>
<td><strong>LAHF – Load Flags into AHRegister</strong></td>
<td>1001 1111</td>
</tr>
<tr>
<td><strong>LAR – Load Access Rights Byte</strong></td>
<td></td>
</tr>
<tr>
<td>from register</td>
<td>0000 1111: 0000 0010: 11 reg1 reg2</td>
</tr>
<tr>
<td>from memory</td>
<td>0000 1111: 0000 0010: mod reg r/m</td>
</tr>
<tr>
<td><strong>LDS – Load Pointer to DS</strong></td>
<td>1100 0101: modA reg r/m</td>
</tr>
<tr>
<td><strong>LEA – Load Effective Address</strong></td>
<td>1000 1101: modA reg r/m</td>
</tr>
<tr>
<td><strong>LEAVE – High Level Procedure Exit</strong></td>
<td>1100 1001</td>
</tr>
<tr>
<td><strong>LES – Load Pointer to ES</strong></td>
<td>1100 0100: modA reg r/m</td>
</tr>
<tr>
<td><strong>LFS – Load Pointer to FS</strong></td>
<td>0000 1111: 1011 0100: modA reg r/m</td>
</tr>
<tr>
<td><strong>LGDT – Load Global Descriptor Table Register</strong></td>
<td>0000 1111: 0000 0001: modA 010 r/m</td>
</tr>
<tr>
<td><strong>LGS – Load Pointer to GS</strong></td>
<td>0000 1111: 1011 0101: modA reg r/m</td>
</tr>
<tr>
<td><strong>LIDT – Load Interrupt Descriptor Table Register</strong></td>
<td>0000 1111: 0000 0001: modA 011 r/m</td>
</tr>
<tr>
<td><strong>LLDT – Load Local Descriptor Table Register</strong></td>
<td></td>
</tr>
<tr>
<td>LDTR from register</td>
<td>0000 1111: 0000 0000: 11 010 reg</td>
</tr>
<tr>
<td>LDTR from memory</td>
<td>0000 1111: 0000 0000: mod 010 r/m</td>
</tr>
<tr>
<td><strong>LMSW – Load Machine Status Word</strong></td>
<td></td>
</tr>
<tr>
<td>from register</td>
<td>0000 1111: 0000 0001: 11 110 reg</td>
</tr>
<tr>
<td>from memory</td>
<td>0000 1111: 0000 0001: mod 110 r/m</td>
</tr>
<tr>
<td><strong>LOCK – Assert LOCK# Signal Prefix</strong></td>
<td>1111 0000</td>
</tr>
<tr>
<td><strong>LODS/LODSB/LODSW/LODSD – Load String Operand</strong></td>
<td>1010 110w</td>
</tr>
<tr>
<td><strong>LOOP – Loop Count</strong></td>
<td>1110 0010: 8-bit displacement</td>
</tr>
</tbody>
</table>
### Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOOPZ/LOOPE – Loop Count while Zero/Equal</td>
<td>1110 0001 : 8-bit displacement</td>
</tr>
<tr>
<td>LOOPNZ/LOOPNE – Loop Count while not Zero/Equal</td>
<td>1110 0000 : 8-bit displacement</td>
</tr>
<tr>
<td>LSL – Load Segment Limit</td>
<td></td>
</tr>
<tr>
<td>from register</td>
<td>0000 1111 : 0000 0011 : 11 reg1 reg2</td>
</tr>
<tr>
<td>from memory</td>
<td>0000 1111 : 0000 0011 : mod reg r/m</td>
</tr>
<tr>
<td>LSS – Load Pointer to SS</td>
<td>0000 1111 : 1011 0010 : mod^8 reg r/m</td>
</tr>
<tr>
<td>LTR – Load Task Register</td>
<td></td>
</tr>
<tr>
<td>from register</td>
<td>0000 1111 : 0000 0000 : 11 011 reg</td>
</tr>
<tr>
<td>from memory</td>
<td>0000 1111 : 0000 0000 : mod 011 r/m</td>
</tr>
<tr>
<td>MOV – Move Data</td>
<td></td>
</tr>
<tr>
<td>register1 to register2</td>
<td>1000 100w : 11 reg1 reg2</td>
</tr>
<tr>
<td>register2 to register1</td>
<td>1000 101w : 11 reg1 reg2</td>
</tr>
<tr>
<td>memory to reg</td>
<td>1000 101w : mod reg r/m</td>
</tr>
<tr>
<td>reg to memory</td>
<td>1000 100w : mod reg r/m</td>
</tr>
<tr>
<td>immediate to register</td>
<td>1100 011w : 11 000 reg : immediate data</td>
</tr>
<tr>
<td>immediate to register (alternate encoding)</td>
<td>1011 w reg : immediate data</td>
</tr>
<tr>
<td>immediate to memory</td>
<td>1100 011w : mod 000 r/m : immediate data</td>
</tr>
<tr>
<td>memory to AL, AX, or EAX</td>
<td>1010 000w : full displacement</td>
</tr>
<tr>
<td>AL, AX, or EAX to memory</td>
<td>1010 001w : full displacement</td>
</tr>
<tr>
<td>MOV – Move to/from Control Registers</td>
<td></td>
</tr>
<tr>
<td>CR0 from register</td>
<td>0000 1111 : 0010 0010 : 11 000 reg</td>
</tr>
<tr>
<td>CR2 from register</td>
<td>0000 1111 : 0010 0010 : 11 010reg</td>
</tr>
<tr>
<td>CR3 from register</td>
<td>0000 1111 : 0010 0010 : 11 011 reg</td>
</tr>
<tr>
<td>CR4 from register</td>
<td>0000 1111 : 0010 0010 : 11 100 reg</td>
</tr>
<tr>
<td>register from CR0-CR4</td>
<td>0000 1111 : 0010 0000 : 11 eee reg</td>
</tr>
<tr>
<td>MOV – Move to/from Debug Registers</td>
<td></td>
</tr>
<tr>
<td>DR0-DR3 from register</td>
<td>0000 1111 : 0010 0011 : 11 eee reg</td>
</tr>
<tr>
<td>DR4-DR5 from register</td>
<td>0000 1111 : 0010 0011 : 11 eee reg</td>
</tr>
<tr>
<td>DR6-DR7 from register</td>
<td>0000 1111 : 0010 0011 : 11 eee reg</td>
</tr>
</tbody>
</table>
### Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>register from DR6-DR7</td>
<td>0000 1111 : 0010 0001 : 11 eee reg</td>
</tr>
<tr>
<td>register from DR4-DR5</td>
<td>0000 1111 : 0010 0001 : 11 eee reg</td>
</tr>
<tr>
<td>register from DR0-DR3</td>
<td>0000 1111 : 0010 0001 : 11 eee reg</td>
</tr>
<tr>
<td><strong>MOV - Move to/from Segment Registers</strong></td>
<td></td>
</tr>
<tr>
<td>register to segment register</td>
<td>1000 1110 : 11 sreg3 reg</td>
</tr>
<tr>
<td>register to SS</td>
<td>1000 1110 : 11 sreg3 reg</td>
</tr>
<tr>
<td>memory to segment reg</td>
<td>1000 1110 : mod sreg3 r/m</td>
</tr>
<tr>
<td>memory to SS</td>
<td>1000 1110 : mod sreg3 r/m</td>
</tr>
<tr>
<td>segment register to register</td>
<td>1000 1100 : 11 sreg3 reg</td>
</tr>
<tr>
<td>segment register to memory</td>
<td>1000 1100 : mod sreg3 r/m</td>
</tr>
<tr>
<td><strong>MOVS/MOVSB/MOVSW/MOVSD - Move Data from String to String</strong></td>
<td>1010 010w</td>
</tr>
<tr>
<td><strong>MOVSX - Move with Sign-Extend</strong></td>
<td></td>
</tr>
<tr>
<td>register2 to register1</td>
<td>0000 1111 : 1011 111w : 11 reg1 reg2</td>
</tr>
<tr>
<td>memory to reg</td>
<td>0000 1111 : 1011 111w : mod reg r/m</td>
</tr>
<tr>
<td><strong>MOVZX - Move with Zero-Extend</strong></td>
<td></td>
</tr>
<tr>
<td>register2 to register1</td>
<td>0000 1111 : 1011 011w : 11 reg1 reg2</td>
</tr>
<tr>
<td>memory to register</td>
<td>0000 1111 : 1011 011w : mod reg r/m</td>
</tr>
<tr>
<td><strong>MUL - Unsigned Multiply</strong></td>
<td></td>
</tr>
<tr>
<td>AL, AX, or EAX with register</td>
<td>1111 011w : 11 100 reg</td>
</tr>
<tr>
<td>AL, AX, or EAX with memory</td>
<td>1111 011w : mod 100 reg</td>
</tr>
<tr>
<td><strong>NEG - Two's Complement Negation</strong></td>
<td></td>
</tr>
<tr>
<td>register</td>
<td>1111 011w : 11 011 reg</td>
</tr>
<tr>
<td>memory</td>
<td>1111 011w : mod 011 r/m</td>
</tr>
<tr>
<td><strong>NOP - No Operation</strong></td>
<td>1001 0000</td>
</tr>
<tr>
<td><strong>NOP - Multi-byte No Operation</strong></td>
<td></td>
</tr>
<tr>
<td>register</td>
<td>0000 1111 0001 1111 : 11 000 reg</td>
</tr>
<tr>
<td>memory</td>
<td>0000 1111 0001 1111 : mod 000 r/m</td>
</tr>
<tr>
<td><strong>NOT - One's Complement Negation</strong></td>
<td></td>
</tr>
<tr>
<td>register</td>
<td>1111 011w : 11 010 reg</td>
</tr>
</tbody>
</table>
### Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>memory</td>
<td>1111 011w : mod 010 r/m</td>
</tr>
<tr>
<td><strong>OR – Logical Inclusive OR</strong></td>
<td></td>
</tr>
<tr>
<td>register1 to register2</td>
<td>0000 100w : 11 reg1 reg2</td>
</tr>
<tr>
<td>register2 to register1</td>
<td>0000 101w : 11 reg1 reg2</td>
</tr>
<tr>
<td>memory to register</td>
<td>0000 101w : mod reg r/m</td>
</tr>
<tr>
<td>register to memory</td>
<td>0000 100w : mod reg r/m</td>
</tr>
<tr>
<td>immediate to register</td>
<td>1000 00sw : 11 001 reg : immediate data</td>
</tr>
<tr>
<td>immediate to AL, AX, or EAX</td>
<td>0000 110w : immediate data</td>
</tr>
<tr>
<td>immediate to memory</td>
<td>1000 00sw : mod 001 r/m : immediate data</td>
</tr>
<tr>
<td><strong>OUT – Output to Port</strong></td>
<td></td>
</tr>
<tr>
<td>fixed port</td>
<td>1110 011w : port number</td>
</tr>
<tr>
<td>variable port</td>
<td>1110 111w</td>
</tr>
<tr>
<td><strong>OUTS – Output to DX Port</strong></td>
<td>0110 111w</td>
</tr>
<tr>
<td><strong>POP – Pop a Word from the Stack</strong></td>
<td></td>
</tr>
<tr>
<td>register</td>
<td>1000 1111 : 11 000 reg</td>
</tr>
<tr>
<td>register (alternate encoding)</td>
<td>0101 1 reg</td>
</tr>
<tr>
<td>memory</td>
<td>1000 1111 : mod 000 r/m</td>
</tr>
<tr>
<td><strong>POP – Pop a Segment Register from the Stack</strong> (Note: CS cannot be sreg2 in this usage.)</td>
<td></td>
</tr>
<tr>
<td>segment register DS, ES</td>
<td>000 sreg2 111</td>
</tr>
<tr>
<td>segment register SS</td>
<td>000 sreg2 111</td>
</tr>
<tr>
<td>segment register FS, GS</td>
<td>0000 1111 : 10 sreg3 001</td>
</tr>
<tr>
<td><strong>POPA/POPAD – Pop All General Registers</strong></td>
<td>0110 0001</td>
</tr>
<tr>
<td><strong>POPF/POPF – Pop Stack into FLAGS or EFLAGS Register</strong></td>
<td>1001 1101</td>
</tr>
<tr>
<td><strong>PUSH – Push Operand onto the Stack</strong></td>
<td></td>
</tr>
<tr>
<td>register</td>
<td>1111 1111 : 11 110 reg</td>
</tr>
<tr>
<td>register (alternate encoding)</td>
<td>0101 0 reg</td>
</tr>
<tr>
<td>memory</td>
<td>1111 1111 : mod 110 r/m</td>
</tr>
<tr>
<td>immediate</td>
<td>0110 10s0 : immediate data</td>
</tr>
</tbody>
</table>
### Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PUSH</strong> – Push Segment Register onto the Stack</td>
<td></td>
</tr>
<tr>
<td>segment register CS,DS,ES,SS</td>
<td>000 sreg2 110</td>
</tr>
<tr>
<td>segment register FS,GS</td>
<td>0000 1111: 10 sreg3 000</td>
</tr>
<tr>
<td><strong>PUSHAD</strong> – Push All General Registers</td>
<td>0110 0000</td>
</tr>
<tr>
<td><strong>PUSHF</strong>/<strong>PUSHFD</strong> – Push Flags Register onto the Stack</td>
<td>1001 1100</td>
</tr>
<tr>
<td><strong>RCL</strong> – Rotate thru Carry Left</td>
<td></td>
</tr>
<tr>
<td>register by 1</td>
<td>1101 000w : 11 010 reg</td>
</tr>
<tr>
<td>memory by 1</td>
<td>1101 000w : mod 010 r/m</td>
</tr>
<tr>
<td>register by CL</td>
<td>1101 001w : 11 010 reg</td>
</tr>
<tr>
<td>memory by CL</td>
<td>1101 001w : mod 010 r/m</td>
</tr>
<tr>
<td>register by immediate count</td>
<td>1100 000w : 11 010 reg : imm8 data</td>
</tr>
<tr>
<td>memory by immediate count</td>
<td>1100 000w : mod 010 r/m : imm8 data</td>
</tr>
<tr>
<td><strong>RCR</strong> – Rotate thru Carry Right</td>
<td></td>
</tr>
<tr>
<td>register by 1</td>
<td>1101 000w : 11 011 reg</td>
</tr>
<tr>
<td>memory by 1</td>
<td>1101 000w : mod 011 r/m</td>
</tr>
<tr>
<td>register by CL</td>
<td>1101 001w : 11 011 reg</td>
</tr>
<tr>
<td>memory by CL</td>
<td>1101 001w : mod 011 r/m</td>
</tr>
<tr>
<td>register by immediate count</td>
<td>1100 000w : 11 011 reg : imm8 data</td>
</tr>
<tr>
<td>memory by immediate count</td>
<td>1100 000w : mod 011 r/m : imm8 data</td>
</tr>
<tr>
<td><strong>RDMSR</strong> – Read from Model-Specific Register</td>
<td>0000 1111 : 0011 0010</td>
</tr>
<tr>
<td><strong>RDPMC</strong> – Read Performance Monitoring Counters</td>
<td>0000 1111 : 0011 0011</td>
</tr>
<tr>
<td><strong>RDTSC</strong> – Read Time-Stamp Counter</td>
<td>0000 1111 : 0011 0001</td>
</tr>
<tr>
<td><strong>REP INS</strong> – Input String</td>
<td>1111 0011 : 0110 110w</td>
</tr>
<tr>
<td><strong>REP LODS</strong> – Load String</td>
<td>1111 0011 : 1010 110w</td>
</tr>
<tr>
<td><strong>REP MOVS</strong> – Move String</td>
<td>1111 0011 : 1010 010w</td>
</tr>
<tr>
<td><strong>REP OUTS</strong> – Output String</td>
<td>1111 0011 : 0110 111w</td>
</tr>
<tr>
<td><strong>REP STOS</strong> – Store String</td>
<td>1111 0011 : 1010 101w</td>
</tr>
</tbody>
</table>
### Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>REPE CMPS – Compare String</strong></td>
<td>1111 0011 : 1010 011w</td>
</tr>
<tr>
<td><strong>REPE SCAS – Scan String</strong></td>
<td>1111 0011 : 1010 111w</td>
</tr>
<tr>
<td><strong>REPNE CMPS – Compare String</strong></td>
<td>1111 0010 : 1010 011w</td>
</tr>
<tr>
<td><strong>REPNE SCAS – Scan String</strong></td>
<td>1111 0010 : 1010 111w</td>
</tr>
<tr>
<td><strong>RET – Return from Procedure (to same segment)</strong></td>
<td></td>
</tr>
<tr>
<td>no argument</td>
<td>1100 0011</td>
</tr>
<tr>
<td>adding immediate to SP</td>
<td>1100 0010 : 16-bit displacement</td>
</tr>
<tr>
<td><strong>RET – Return from Procedure (to other segment)</strong></td>
<td></td>
</tr>
<tr>
<td>intersegment</td>
<td>1100 1011</td>
</tr>
<tr>
<td>adding immediate to SP</td>
<td>1100 1010 : 16-bit displacement</td>
</tr>
<tr>
<td><strong>ROL – Rotate Left</strong></td>
<td></td>
</tr>
<tr>
<td>register by 1</td>
<td>1101 000w : 11 000 reg</td>
</tr>
<tr>
<td>memory by 1</td>
<td>1101 000w : mod 000 r/m</td>
</tr>
<tr>
<td>register by CL</td>
<td>1101 001w : 11 000 reg</td>
</tr>
<tr>
<td>memory by CL</td>
<td>1101 001w : mod 000 r/m</td>
</tr>
<tr>
<td>register by immediate count</td>
<td>1100 000w : 11 000 reg : imm8 data</td>
</tr>
<tr>
<td>memory by immediate count</td>
<td>1100 000w : mod 000 r/m : imm8 data</td>
</tr>
<tr>
<td><strong>ROR – Rotate Right</strong></td>
<td></td>
</tr>
<tr>
<td>register by 1</td>
<td>1101 000w : 11 001 reg</td>
</tr>
<tr>
<td>memory by 1</td>
<td>1101 000w : mod 001 r/m</td>
</tr>
<tr>
<td>register by CL</td>
<td>1101 001w : 11 001 reg</td>
</tr>
<tr>
<td>memory by CL</td>
<td>1101 001w : mod 001 r/m</td>
</tr>
<tr>
<td>register by immediate count</td>
<td>1100 000w : 11 001 reg : imm8 data</td>
</tr>
<tr>
<td>memory by immediate count</td>
<td>1100 000w : mod 001 r/m : imm8 data</td>
</tr>
<tr>
<td><strong>RSM – Resume from System Management Mode</strong></td>
<td>0000 1111 : 1010 1010</td>
</tr>
<tr>
<td><strong>SAHF – Store AH into Flags</strong></td>
<td>1001 1110</td>
</tr>
<tr>
<td><strong>SAL – Shift Arithmetic Left</strong></td>
<td>same instruction as SHL</td>
</tr>
</tbody>
</table>
Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>SAR – Shift Arithmetic Right</strong></td>
<td></td>
</tr>
<tr>
<td>register by 1</td>
<td>1101 000w : 11 111 reg</td>
</tr>
<tr>
<td>memory by 1</td>
<td>1101 000w : mod 111 r/m</td>
</tr>
<tr>
<td>register by CL</td>
<td>1101 001w : 11 111 reg</td>
</tr>
<tr>
<td>memory by CL</td>
<td>1101 001w : mod 111 r/m</td>
</tr>
<tr>
<td>register by immediate count</td>
<td>1100 000w : 11 111 reg : imm8 data</td>
</tr>
<tr>
<td>memory by immediate count</td>
<td>1100 000w : mod 111 r/m : imm8 data</td>
</tr>
<tr>
<td><strong>SBB – Integer Subtraction with Borrow</strong></td>
<td></td>
</tr>
<tr>
<td>register1 to register2</td>
<td>0001 100w : 11 reg1 reg2</td>
</tr>
<tr>
<td>register2 to register1</td>
<td>0001 101w : 11 reg1 reg2</td>
</tr>
<tr>
<td>memory to register</td>
<td>0001 101w : mod reg r/m</td>
</tr>
<tr>
<td>register to memory</td>
<td>0001 100w : mod reg r/m</td>
</tr>
<tr>
<td>immediate to register</td>
<td>1000 00sw : 11 011 reg : immediate data</td>
</tr>
<tr>
<td>immediate to AL, AX, or EAX</td>
<td>0001 110w : immediate data</td>
</tr>
<tr>
<td>immediate to memory</td>
<td>1000 00sw : mod 011 r/m : immediate data</td>
</tr>
<tr>
<td><strong>SCAS/SCASB/SCASW/SCASD – Scan String</strong></td>
<td>1010 111w</td>
</tr>
<tr>
<td><strong>SETcc – Byte Set on Condition</strong></td>
<td></td>
</tr>
<tr>
<td>register</td>
<td>0000 1111 : 1001 tttn : 11 000 reg</td>
</tr>
<tr>
<td>memory</td>
<td>0000 1111 : 1001 tttn : mod 000 r/m</td>
</tr>
<tr>
<td><strong>SGDT – Store Global Descriptor Table Register</strong></td>
<td>0000 1111 : 0000 0001 : mod 000 r/m</td>
</tr>
<tr>
<td><strong>SHL – Shift Left</strong></td>
<td></td>
</tr>
<tr>
<td>register by 1</td>
<td>1101 000w : 11 100 reg</td>
</tr>
<tr>
<td>memory by 1</td>
<td>1101 000w : mod 100 r/m</td>
</tr>
<tr>
<td>register by CL</td>
<td>1101 001w : 11 100 reg</td>
</tr>
<tr>
<td>memory by CL</td>
<td>1101 001w : mod 100 r/m</td>
</tr>
<tr>
<td>register by immediate count</td>
<td>1100 000w : 11 100 reg : imm8 data</td>
</tr>
<tr>
<td>memory by immediate count</td>
<td>1100 000w : mod 100 r/m : imm8 data</td>
</tr>
<tr>
<td><strong>SHLD – Double Precision Shift Left</strong></td>
<td></td>
</tr>
<tr>
<td>register by immediate count</td>
<td>0000 1111 : 1010 0100 : 11 reg2 reg1 : imm8</td>
</tr>
<tr>
<td>memory by immediate count</td>
<td>0000 1111 : 1010 0100 : mod reg r/m : imm8</td>
</tr>
</tbody>
</table>
## Instruction Formats and Encodings

### Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>register by CL</td>
<td>0000 1111 : 1010 0101 : 11 reg2 reg1</td>
</tr>
<tr>
<td>memory by CL</td>
<td>0000 1111 : 1010 0101 : mod reg r/m</td>
</tr>
<tr>
<td><strong>SHR - Shift Right</strong></td>
<td></td>
</tr>
<tr>
<td>register by 1</td>
<td>1101 000w : 11 101 reg</td>
</tr>
<tr>
<td>memory by 1</td>
<td>1101 000w : mod 101 r/m</td>
</tr>
<tr>
<td>register by CL</td>
<td>1101 001w : 11 101 reg</td>
</tr>
<tr>
<td>memory by CL</td>
<td>1101 001w : mod 101 r/m</td>
</tr>
<tr>
<td>register by immediate count</td>
<td>1100 000w : 11 101 reg : imm8 data</td>
</tr>
<tr>
<td>memory by immediate count</td>
<td>1100 000w : mod 101 r/m : imm8 data</td>
</tr>
<tr>
<td><strong>SHRD - Double Precision Shift Right</strong></td>
<td></td>
</tr>
<tr>
<td>register by immediate count</td>
<td>0000 1111 : 1010 1100 : 11 reg2 reg1 : imm8</td>
</tr>
<tr>
<td>memory by immediate count</td>
<td>0000 1111 : 1010 1100 : mod reg r/m : imm8</td>
</tr>
<tr>
<td>register by CL</td>
<td>0000 1111 : 1010 1101 : 11 reg2 reg1</td>
</tr>
<tr>
<td>memory by CL</td>
<td>0000 1111 : 1010 1101 : mod reg r/m</td>
</tr>
<tr>
<td><strong>SIDT - Store Interrupt Descriptor Table Register</strong></td>
<td>0000 1111 : 0000 0001 : mod8 001 r/m</td>
</tr>
<tr>
<td><strong>SLDT - Store Local Descriptor Table Register</strong></td>
<td></td>
</tr>
<tr>
<td>to register</td>
<td>0000 1111 : 0000 0000 : 11 000 reg</td>
</tr>
<tr>
<td>to memory</td>
<td>0000 1111 : 0000 0000 : mod 000 r/m</td>
</tr>
<tr>
<td><strong>SMSW - Store Machine Status Word</strong></td>
<td></td>
</tr>
<tr>
<td>to register</td>
<td>0000 1111 : 0000 0001 : 11 100 reg</td>
</tr>
<tr>
<td>to memory</td>
<td>0000 1111 : 0000 0001 : mod 100 r/m</td>
</tr>
<tr>
<td><strong>STC - Set Carry Flag</strong></td>
<td>1111 1001</td>
</tr>
<tr>
<td><strong>STD - Set Direction Flag</strong></td>
<td>1111 1101</td>
</tr>
<tr>
<td><strong>STI - Set Interrupt Flag</strong></td>
<td>1111 1011</td>
</tr>
<tr>
<td><strong>STOS/STOSB/STOSW/STOSD - Store String Data</strong></td>
<td>1010 101w</td>
</tr>
<tr>
<td><strong>STR - Store Task Register</strong></td>
<td></td>
</tr>
<tr>
<td>to register</td>
<td>0000 1111 : 0000 0000 : 11 001 reg</td>
</tr>
<tr>
<td>to memory</td>
<td>0000 1111 : 0000 0000 : mod 001 r/m</td>
</tr>
</tbody>
</table>
## Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>SUB – Integer Subtraction</strong></td>
<td></td>
</tr>
<tr>
<td>register1 to register2</td>
<td>0010 100w : 11 reg1 reg2</td>
</tr>
<tr>
<td>register2 to register1</td>
<td>0010 101w : 11 reg1 reg2</td>
</tr>
<tr>
<td>memory to register</td>
<td>0010 101w : mod reg r/m</td>
</tr>
<tr>
<td>register to memory</td>
<td>0010 100w : mod reg r/m</td>
</tr>
<tr>
<td>immediate to register</td>
<td>1000 00sw : 11 101 reg : immediate data</td>
</tr>
<tr>
<td>immediate to AL, AX, or EAX</td>
<td>0010 110w: immediate data</td>
</tr>
<tr>
<td>immediate to memory</td>
<td>1000 00sw : mod 101 r/m : immediate data</td>
</tr>
<tr>
<td><strong>TEST – Logical Compare</strong></td>
<td></td>
</tr>
<tr>
<td>register1 and register2</td>
<td>1000 010w : 11 reg1 reg2</td>
</tr>
<tr>
<td>memory and register</td>
<td>1000 010w : mod reg r/m</td>
</tr>
<tr>
<td>immediate and register</td>
<td>1111 011w : 11 000 reg : immediate data</td>
</tr>
<tr>
<td>immediate and AL, AX, or EAX</td>
<td>1010 100w : immediate data</td>
</tr>
<tr>
<td>immediate and memory</td>
<td>1111 011w : mod 000 r/m : immediate data</td>
</tr>
<tr>
<td><strong>UD2 – Undefined instruction</strong></td>
<td>0000 FFFF : 0000 1011</td>
</tr>
<tr>
<td><strong>VERR – Verify a Segment for Reading</strong></td>
<td></td>
</tr>
<tr>
<td>register</td>
<td>0000 1111 : 0000 0000 : 11 100 reg</td>
</tr>
<tr>
<td>memory</td>
<td>0000 1111 : 0000 0000 : mod 100 r/m</td>
</tr>
<tr>
<td><strong>VERW – Verify a Segment for Writing</strong></td>
<td></td>
</tr>
<tr>
<td>register</td>
<td>0000 1111 : 0000 0000 : 11 101 reg</td>
</tr>
<tr>
<td>memory</td>
<td>0000 1111 : 0000 0000 : mod 101 r/m</td>
</tr>
<tr>
<td><strong>WAIT – Wait</strong></td>
<td>1001 1011</td>
</tr>
<tr>
<td><strong>WBINVD – Writeback and Invalidate Data Cache</strong></td>
<td>0000 1111 : 0000 1001</td>
</tr>
<tr>
<td><strong>WRMSR – Write to Model-Specific Register</strong></td>
<td>0000 1111 : 0011 0000</td>
</tr>
<tr>
<td><strong>XADD – Exchange and Add</strong></td>
<td></td>
</tr>
<tr>
<td>register1, register2</td>
<td>0000 1111 : 1100 000w : 11 reg2 reg1</td>
</tr>
<tr>
<td>memory, reg</td>
<td>0000 1111 : 1100 000w : mod reg r/m</td>
</tr>
<tr>
<td><strong>XCHG – Exchange Register/Memory with Register</strong></td>
<td>1000 011w : 11 reg1 reg2</td>
</tr>
</tbody>
</table>
### Table B-13. General Purpose Instruction Formats and Encodings for Non-64-Bit Modes (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>AX or EAX with reg</td>
<td>1001 0 reg</td>
</tr>
<tr>
<td>memory with reg</td>
<td>1000 011w : mod reg r/m</td>
</tr>
<tr>
<td><strong>XLAT/XLATB – Table Look-up Translation</strong></td>
<td>1101 0111</td>
</tr>
<tr>
<td><strong>XOR – Logical Exclusive OR</strong></td>
<td></td>
</tr>
<tr>
<td>register1 to register2</td>
<td>0011 000w : 11 reg1 reg2</td>
</tr>
<tr>
<td>register2 to register1</td>
<td>0011 001w : 11 reg1 reg2</td>
</tr>
<tr>
<td>memory to register</td>
<td>0011 001w : mod reg r/m</td>
</tr>
<tr>
<td>register to memory</td>
<td>0011 000w : mod reg r/m</td>
</tr>
<tr>
<td>immediate to register</td>
<td>1000 00sw : 11 110 reg : immediate data</td>
</tr>
<tr>
<td>immediate to AL, AX, or EAX</td>
<td>0011 010w : immediate data</td>
</tr>
<tr>
<td>immediate to memory</td>
<td>1000 00sw : mod 110 r/m : immediate data</td>
</tr>
</tbody>
</table>

**Prefix Bytes**

<table>
<thead>
<tr>
<th>Prefix Bytes</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>address size</td>
<td>0110 0111</td>
</tr>
<tr>
<td>LOCK</td>
<td>1111 0000</td>
</tr>
<tr>
<td>operand size</td>
<td>0110 0110</td>
</tr>
<tr>
<td>CS segment override</td>
<td>0010 1110</td>
</tr>
<tr>
<td>DS segment override</td>
<td>0011 1110</td>
</tr>
<tr>
<td>ES segment override</td>
<td>0010 0110</td>
</tr>
<tr>
<td>FS segment override</td>
<td>0110 0100</td>
</tr>
<tr>
<td>GS segment override</td>
<td>0110 0101</td>
</tr>
<tr>
<td>SS segment override</td>
<td>0011 0110</td>
</tr>
</tbody>
</table>

**NOTES:**

1. The multi-byte NOP instruction does not alter the content of the register and will not issue a memory operation.
INSTRUCTION FORMATS AND ENCODINGS

B.2.1 General Purpose Instruction Formats and Encodings for 64-Bit Mode

Table B-15 shows machine instruction formats and encodings for general purpose instructions in 64-bit mode.

Table B-14. Special Symbols

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Application</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>If the value of REX.W is 1, it overrides the presence of 66H.</td>
</tr>
<tr>
<td>w</td>
<td>The value of bit W. in REX is has no effect.</td>
</tr>
</tbody>
</table>

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC – ADD with Carry</td>
<td></td>
</tr>
<tr>
<td>register1 to register2</td>
<td>0100 0R0B : 0001 000w : 11 reg1 reg2</td>
</tr>
<tr>
<td>qwordregister1 to qwordregister2</td>
<td>0100 1R0B : 0001 0001 : 11 qwordreg1 qwordreg2</td>
</tr>
<tr>
<td>register2 to register1</td>
<td>0100 0R0B : 0001 001w : 11 reg1 reg2</td>
</tr>
<tr>
<td>qwordregister1 to qwordregister2</td>
<td>0100 1R0B : 0001 0011 : 11 qwordreg1 qwordreg2</td>
</tr>
<tr>
<td>memory to register</td>
<td>0100 0RXB : 0001 001w : mod reg r/m</td>
</tr>
<tr>
<td>memory to qwordregister</td>
<td>0100 1RXB : 0001 0011 : mod qwordreg r/m</td>
</tr>
<tr>
<td>register to memory</td>
<td>0100 0RXB : 0001 000w : mod reg r/m</td>
</tr>
<tr>
<td>qwordregister to memory</td>
<td>0100 1RXB : 0001 0001 : mod qwordreg r/m</td>
</tr>
<tr>
<td>immediate to register</td>
<td>0100 000B : 1000 00sw : 11 010 reg : immediate</td>
</tr>
<tr>
<td>immediate to qwordregister</td>
<td>0100 100B : 1000 0001 : 11 010 qwordreg : imm32</td>
</tr>
<tr>
<td>immediate to qwordregister</td>
<td>0100 1R0B : 1000 0011 : 11 010 qwordreg : imm8</td>
</tr>
<tr>
<td>immediate to AL, AX, or EAX</td>
<td>0001 010w : immediate data</td>
</tr>
<tr>
<td>immediate to RAX</td>
<td>0100 1000 : 0000 0101 : imm32</td>
</tr>
<tr>
<td>immediate to memory</td>
<td>0100 00XB : 1000 00sw : mod 010 r/m : immediate</td>
</tr>
<tr>
<td>immediate32 to memory64</td>
<td>0100 10XB : 1000 0001 : mod 010 r/m : imm32</td>
</tr>
</tbody>
</table>
### INSTRUCTION FORMATS AND ENCODINGS

**Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)**

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>immediate8 to memory64</td>
<td>0100 10XB : 1000 0031 : mod 010 r/m : imm8</td>
</tr>
<tr>
<td><strong>ADD</strong> - Add</td>
<td></td>
</tr>
<tr>
<td>register1 to register2</td>
<td>0100 0R0B : 0000 000w : 11 reg1 reg2</td>
</tr>
<tr>
<td>qwordregister1 to qwordregister2</td>
<td>0100 1R0B 0000 0000 : 11 qwordreg1 qwordreg2</td>
</tr>
<tr>
<td>register2 to register1</td>
<td>0100 0R0B : 0000 001w : 11 reg1 reg2</td>
</tr>
<tr>
<td>qwordregister1 to qwordregister2</td>
<td>0100 1R0B 0000 0010 : 11 qwordreg1 qwordreg2</td>
</tr>
<tr>
<td>memory to register</td>
<td>0100 0RXB : 0000 001w : mod reg r/m</td>
</tr>
<tr>
<td>memory64 to qwordregister</td>
<td>0100 1RXB : 0000 0000 : mod qwordreg r/m</td>
</tr>
<tr>
<td>register to memory</td>
<td>0100 0RXB : 0000 000w : mod reg r/m</td>
</tr>
<tr>
<td>qwordregister to memory64</td>
<td>0100 1RXB : 0000 0011 : mod qwordreg r/m</td>
</tr>
<tr>
<td>immediate to register</td>
<td>0100 0000B : 1000 00sw : 11 000 reg : immediate data</td>
</tr>
<tr>
<td>immediate32 to qwordregister</td>
<td>0100 100B : 1000 0001 : 11 010 qwordreg : imm</td>
</tr>
<tr>
<td>immediate to AL, AX, or EAX</td>
<td>0000 010w : immediate8</td>
</tr>
<tr>
<td>immediate to RAX</td>
<td>0100 1000 : 0000 0101 : imm32</td>
</tr>
<tr>
<td>immediate to memory</td>
<td>0100 00XB : 1000 00sw : mod 000 r/m : immediate</td>
</tr>
<tr>
<td>immediate32 to memory64</td>
<td>0100 10XB : 1000 0001 : mod 010 r/m : imm32</td>
</tr>
<tr>
<td>immediate8 to memory64</td>
<td>0100 10XB : 1000 0011 : mod 010 r/m : imm8</td>
</tr>
<tr>
<td><strong>AND</strong> - Logical AND</td>
<td></td>
</tr>
<tr>
<td>register1 to register2</td>
<td>0100 0R0B 0010 000w : 11 reg1 reg2</td>
</tr>
<tr>
<td>qwordregister1 to qwordregister2</td>
<td>0100 1R0B 0010 0001 : 11 qwordreg1 qwordreg2</td>
</tr>
<tr>
<td>register2 to register1</td>
<td>0100 0R0B 0010 001w : 11 reg1 reg2</td>
</tr>
<tr>
<td>register1 to register2</td>
<td>0100 1R0B 0010 0011 : 11 qwordreg1 qwordreg2</td>
</tr>
<tr>
<td>memory to register</td>
<td>0100 0RXB 0010 001w : mod reg r/m</td>
</tr>
<tr>
<td>memory64 to qwordregister</td>
<td>0100 1RXB : 0010 0011 : mod qwordreg r/m</td>
</tr>
<tr>
<td>register to memory</td>
<td>0100 0RXB : 0010 000w : mod reg r/m</td>
</tr>
</tbody>
</table>
Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>qwordregister to memory64</td>
<td>0100 1RXB : 0010 0001 : mod qwordreg r/m</td>
</tr>
<tr>
<td>immediate to register</td>
<td>0100 000B : 1000 00sw : 11 100 reg : immediate</td>
</tr>
<tr>
<td>immediate32 to qwordregister</td>
<td>0100 100B 1000 0001 : 11 100 qwordreg : imm32</td>
</tr>
<tr>
<td>immediate to AL, AX, or EAX</td>
<td>0010 010w : immediate</td>
</tr>
<tr>
<td>immediate32 to RAX</td>
<td>0100 1000 0010 1001 : imm32</td>
</tr>
<tr>
<td>immediate to memory</td>
<td>0100 00XB : 1000 00sw : mod 100 r/m : immediate</td>
</tr>
<tr>
<td>immediate32 to memory64</td>
<td>0100 10XB : 1000 0001 : mod 100 r/m : immediate32</td>
</tr>
<tr>
<td>immediate8 to memory64</td>
<td>0100 10XB : 1000 0011 : mod 100 r/m : imm8</td>
</tr>
</tbody>
</table>

**BSF - Bit Scan Forward**

| register1, register2            | 0100 0R0B 0000 1111 : 1011 1100 : 11 reg1 reg2 |
| qwordregister1, qwordregister2   | 0100 1R0B 0000 1111 : 1011 1100 : 11 qwordreg1 qwordreg2 |
| memory, register                | 0100 0RXB 0000 1111 : 1011 1100 : mod reg r/m |
| memory64, qwordregister         | 0100 1RXB 0000 1111 : 1011 1100 : mod qwordreg r/m |

**BSR - Bit Scan Reverse**

| register1, register2            | 0100 0R0B 0000 1111 : 1011 1101 : 11 reg1 reg2 |
| qwordregister1, qwordregister2   | 0100 1R0B 0000 1111 : 1011 1101 : 11 qwordreg1 qwordreg2 |
| memory, register                | 0100 0RXB 0000 1111 : 1011 1101 : mod reg r/m |
| memory64, qwordregister         | 0100 1RXB 0000 1111 : 1011 1101 : mod qwordreg r/m |

**BSWAP - Byte Swap**

| BSWAP – Byte Swap               | 0000 1111 : 1100 1 reg |

| BSWAP – Byte Swap               | 0100 100B 0000 1111 : 1100 1 qwordreg |
### BT – Bit Test

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>register, immediate</td>
<td>0100 000B 0000 1111 : 1011 1010 : 11 100 reg: imm8</td>
</tr>
<tr>
<td>qwordregister, immediate8</td>
<td>0100 100B 1111 : 1011 1010 : 11 100 qwordreg: imm8 data</td>
</tr>
<tr>
<td>memory, immediate</td>
<td>0100 00XB 0000 1111 : 1011 1010 : mod 100 r/m : imm8</td>
</tr>
<tr>
<td>memory64, immediate8</td>
<td>0100 10XB 0000 1111 : 1011 1010 : mod 100 r/m : imm8 data</td>
</tr>
<tr>
<td>register1, register2</td>
<td>0100 0R0B 0000 1111 : 1010 0011 : 11 reg2 reg1</td>
</tr>
<tr>
<td>qwordregister1, qwordregister2</td>
<td>0100 1R0B 0000 1111 : 1010 0011 : 11 qwordreg2 qwordreg1</td>
</tr>
<tr>
<td>memory, reg</td>
<td>0100 0RXB 0000 1111 : 1010 0011 : mod reg r/m</td>
</tr>
<tr>
<td>memory, qwordreg</td>
<td>0100 1RXB 0000 1111 : 1010 0011 : mod qwordreg r/m</td>
</tr>
</tbody>
</table>

### BTC – Bit Test and Complement

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>register, immediate</td>
<td>0100 000B 0000 1111 : 1011 1010 : 11 111 reg: imm8</td>
</tr>
<tr>
<td>qwordregister, immediate8</td>
<td>0100 100B 0000 1111 : 1011 1010 : 11 111 qwordreg: imm8</td>
</tr>
<tr>
<td>memory, immediate</td>
<td>0100 00XB 0000 1111 : 1011 1010 : mod 111 r/m : imm8</td>
</tr>
<tr>
<td>memory64, immediate8</td>
<td>0100 10XB 0000 1111 : 1011 1010 : mod 111 r/m : imm8</td>
</tr>
<tr>
<td>register1, register2</td>
<td>0100 0R0B 0000 1111 : 1011 1011 : 11 reg2 reg1</td>
</tr>
<tr>
<td>qwordregister1, qwordregister2</td>
<td>0100 1R0B 0000 1111 : 1011 1011 : 11 qwordreg2 qwordreg1</td>
</tr>
<tr>
<td>memory, register</td>
<td>0100 0RXB 0000 1111 : 1011 1011 : mod reg r/m</td>
</tr>
<tr>
<td>memory, qwordreg</td>
<td>0100 1RXB 0000 1111 : 1011 1011 : mod qwordreg r/m</td>
</tr>
<tr>
<td>Instruction and Format</td>
<td>Encoding</td>
</tr>
<tr>
<td>----------------------------------------</td>
<td>----------------------------------------------</td>
</tr>
<tr>
<td>register, immediate</td>
<td>0100 000B 0000 1111 : 1011 1010 : 11 110</td>
</tr>
<tr>
<td>qwordregister, immediate8</td>
<td>0100 100B 0000 1111 : 1011 1010 : 11 110</td>
</tr>
<tr>
<td>memory, immediate</td>
<td>0100 00XB 0000 1111 : 1011 1010 : mod 110 r/m : imm8</td>
</tr>
<tr>
<td>memory64, immediate8</td>
<td>0100 10XB 0000 1111 : 1011 1010 : mod 110 r/m : imm8</td>
</tr>
<tr>
<td>register1, register2</td>
<td>0100 0R0B 0000 1111 : 1011 0011 : 11 reg2 reg1</td>
</tr>
<tr>
<td>qwordregister1, qwordregister2</td>
<td>0100 1R0B 0000 1111 : 1011 0011 : 11</td>
</tr>
<tr>
<td>memory, register</td>
<td>0100 0RXB 0000 1111 : 1011 0011 : mod reg r/m</td>
</tr>
<tr>
<td>memory64, qwordreg</td>
<td>0100 1RXB 0000 1111 : 1011 0011 : mod qwordreg r/m</td>
</tr>
</tbody>
</table>

**BTS – Bit Test and Set**

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>register, immediate</td>
<td>0100 000B 0000 1111 : 1011 1010 : 11 101</td>
</tr>
<tr>
<td>qwordregister, immediate8</td>
<td>0100 100B 0000 1111 : 1011 1010 : 11 101</td>
</tr>
<tr>
<td>memory, immediate</td>
<td>0100 00XB 0000 1111 : 1011 1010 : mod 101 r/m : imm8</td>
</tr>
<tr>
<td>memory64, immediate8</td>
<td>0100 10XB 0000 1111 : 1011 1010 : mod 101 r/m : imm8</td>
</tr>
<tr>
<td>register1, register2</td>
<td>0100 0R0B 0000 1111 : 1010 1011 : 11 reg2 reg1</td>
</tr>
<tr>
<td>qwordregister1, qwordregister2</td>
<td>0100 1R0B 0000 1111 : 1010 1011 : 11</td>
</tr>
<tr>
<td>memory, register</td>
<td>0100 0RXB 0000 1111 : 1010 1011 : mod reg r/m</td>
</tr>
<tr>
<td>memory64, qwordreg</td>
<td>0100 1RXB 0000 1111 : 1010 1011 : mod qwordreg r/m</td>
</tr>
</tbody>
</table>
### Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>CALL – Call Procedure (in same segment)</strong></td>
<td></td>
</tr>
<tr>
<td>direct</td>
<td>1110 1000 : displacement32</td>
</tr>
<tr>
<td>register indirect</td>
<td>0100 WR0B 1111 1111 : 11 010 reg</td>
</tr>
<tr>
<td>memory indirect</td>
<td>0100 W0XB 1111 1111 : mod 010 r/m</td>
</tr>
<tr>
<td><strong>CALL – Call Procedure (in other segment)</strong></td>
<td></td>
</tr>
<tr>
<td>indirect</td>
<td>1111 1111 : mod 011 r/m</td>
</tr>
<tr>
<td>indirect</td>
<td>0100 10XB 0100 1000 1111 1111 : mod 011 r/m</td>
</tr>
<tr>
<td><strong>CBW – Convert Byte to Word</strong></td>
<td>1001 1000</td>
</tr>
<tr>
<td><strong>CDQ – Convert Doubleword to Qword+</strong></td>
<td>1001 1001</td>
</tr>
<tr>
<td><strong>CDQE – RAX, Sign-Extend of EAX</strong></td>
<td>0100 1000 1001 1001</td>
</tr>
<tr>
<td><strong>CLC – Clear Carry Flag</strong></td>
<td>1111 1000</td>
</tr>
<tr>
<td><strong>CLD – Clear Direction Flag</strong></td>
<td>1111 1100</td>
</tr>
<tr>
<td><strong>CLI – Clear Interrupt Flag</strong></td>
<td>1111 1010</td>
</tr>
<tr>
<td><strong>CLTS – Clear Task-Switched Flag in CR0</strong></td>
<td>0000 1111 : 0000 0110</td>
</tr>
<tr>
<td><strong>CMC – Complement Carry Flag</strong></td>
<td>1111 0101</td>
</tr>
<tr>
<td><strong>CMP – Compare Two Operands</strong></td>
<td></td>
</tr>
<tr>
<td>register1 with register2</td>
<td>0100 OR0B 0011 100w : 11 reg1 reg2</td>
</tr>
<tr>
<td>qwordregister1 with qwordregister2</td>
<td>0100 1R0B 0011 1001 : 11 qwordreg1 qwordreg2</td>
</tr>
<tr>
<td>register2 with register1</td>
<td>0100 OR0B 0011 101w : 11 reg1 reg2</td>
</tr>
<tr>
<td>qwordregister2 with qwordregister1</td>
<td>0100 1R0B 0011 101w : 11 qwordreg1 qwordreg2</td>
</tr>
<tr>
<td>memory with register</td>
<td>0100 ORXB 0011 100w : mod reg r/m</td>
</tr>
<tr>
<td>memory64 with qwordregister</td>
<td>0100 1RXB 0011 1001 : mod qwordreg r/m</td>
</tr>
<tr>
<td>register with memory</td>
<td>0100 ORXB 0011 101w : mod reg r/m</td>
</tr>
<tr>
<td>qwordregister with memory64</td>
<td>0100 1RXB 0011 101w1 : mod qwordreg r/m</td>
</tr>
<tr>
<td>immediate with register</td>
<td>0100 000B 1000 00sw : 11 111 reg : imm</td>
</tr>
<tr>
<td>immediate32 with qwordregister</td>
<td>0100 100B 1000 0001 : 11 111 qwordreg : imm64</td>
</tr>
<tr>
<td>immediate with AL, AX, or EAX</td>
<td>0011 110w : imm</td>
</tr>
</tbody>
</table>
### Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>immediate32 with RAX</td>
<td>0100 1000 0011 1101 : imm32</td>
</tr>
<tr>
<td>immediate with memory</td>
<td>0100 00XB 1000 00sw : mod 111 r/m : imm</td>
</tr>
<tr>
<td>immediate32 with memory64</td>
<td>0100 1RXB 1000 0001 : mod 111 r/m : imm64</td>
</tr>
<tr>
<td>immediate8 with memory64</td>
<td>0100 1RXB 1000 0011 : mod 111 r/m : imm8</td>
</tr>
<tr>
<td>CMPS/CMPSB/CMPSW/CMPSD/CMPSQ – Compare String Operands</td>
<td>1010 011w</td>
</tr>
<tr>
<td>compare string operands [ X at DS:(E)SI with Y at ES:(E)DI ]</td>
<td>0100 1000 1010 0111</td>
</tr>
<tr>
<td>qword at address RSI with qword at address RDI</td>
<td>0100 1000 1010 0111</td>
</tr>
<tr>
<td>CMPXCHG – Compare and Exchange</td>
<td></td>
</tr>
<tr>
<td>register1, register2</td>
<td>0000 1111 : 1011 000w : 11 reg2 reg1</td>
</tr>
<tr>
<td>byteregister1, byteregister2</td>
<td>0100 000B 0000 1111 : 1011 0000 : 11 bytereg2 reg1</td>
</tr>
<tr>
<td>qwordregister1, qwordregister2</td>
<td>0100 100B 0000 1111 : 1011 0001 : 11 qwordreg2 reg1</td>
</tr>
<tr>
<td>memory, register</td>
<td>0000 1111 : 1011 000w : mod reg r/m</td>
</tr>
<tr>
<td>memory8, byteregister</td>
<td>0100 00XB 0000 1111 : 1011 0000 : mod bytereg r/m</td>
</tr>
<tr>
<td>memory64, qwordregister</td>
<td>0100 10XB 0000 1111 : 1011 0001 : mod qwordreg r/m</td>
</tr>
<tr>
<td>CPUID – CPU Identification</td>
<td>0000 1111 : 1010 0010</td>
</tr>
<tr>
<td>CQO – Sign-Extend RAX</td>
<td>0100 1000 1001 1001</td>
</tr>
<tr>
<td>CWD – Convert Word to Doubleword</td>
<td>1001 1001</td>
</tr>
<tr>
<td>CWDE – Convert Word to Doubleword</td>
<td>1001 1000</td>
</tr>
<tr>
<td>DEC – Decrement by 1</td>
<td></td>
</tr>
<tr>
<td>register</td>
<td>0100 000B 1111 111w : 11 001 reg</td>
</tr>
<tr>
<td>qwordregister</td>
<td>0100 100B 1111 1111 : 11 001 qwordreg</td>
</tr>
<tr>
<td>memory</td>
<td>0100 00XB 1111 111w : mod 001 r/m</td>
</tr>
<tr>
<td>memory64</td>
<td>0100 10XB 1111 1111 : mod 001 r/m</td>
</tr>
<tr>
<td>DIV – Unsigned Divide</td>
<td></td>
</tr>
<tr>
<td>AL, AX, or EAX by register</td>
<td>0100 000B 1111 011w : 11 110 reg</td>
</tr>
</tbody>
</table>
### Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>Divide RDX:RAX by qwordregister</td>
<td>0100 100B 1111 0111 : 11 110 qwordreg</td>
</tr>
<tr>
<td>AL, AX, or EAX by memory</td>
<td>0100 00XB 1111 011w : mod 110 r/m</td>
</tr>
<tr>
<td>Divide RDX:RAX by memory64</td>
<td>0100 10XB 1111 0111 : mod 110 r/m</td>
</tr>
<tr>
<td><strong>ENTER – Make Stack Frame for High Level Procedure</strong></td>
<td>1100 1000 : 16-bit displacement : 8-bit level (L)</td>
</tr>
<tr>
<td>HLT – Halt</td>
<td>1111 0100</td>
</tr>
<tr>
<td><strong>IDIV – Signed Divide</strong></td>
<td></td>
</tr>
<tr>
<td>AL, AX, or EAX by register</td>
<td>0100 000B 1111 011w : 11 111 reg</td>
</tr>
<tr>
<td>RDX:RAX by qwordregister</td>
<td>0100 100B 1111 0111 : 11 111 qwordreg</td>
</tr>
<tr>
<td>AL, AX, or EAX by memory</td>
<td>0100 00XB 1111 011w : mod 111 r/m</td>
</tr>
<tr>
<td>RDX:RAX by memory64</td>
<td>0100 10XB 1111 0111 : mod 111 r/m</td>
</tr>
<tr>
<td><strong>IMUL – Signed Multiply</strong></td>
<td></td>
</tr>
<tr>
<td>AL, AX, or EAX with register</td>
<td>0100 000B 1111 011w : 11 101 reg</td>
</tr>
<tr>
<td>RDX:RAX &lt;- RAX with qwordregister</td>
<td>0100 100B 1111 0111 : 11 101 qwordreg</td>
</tr>
<tr>
<td>AL, AX, or EAX with memory</td>
<td>0100 00XB 1111 011w : mod 101 r/m</td>
</tr>
<tr>
<td>RDX:RAX &lt;- RAX with memory64</td>
<td>0100 10XB 1111 0111 : mod 101 r/m</td>
</tr>
<tr>
<td>register1 with register2</td>
<td>0000 1111 : 1010 1111 : 11 : reg1 reg2</td>
</tr>
<tr>
<td>qwordregister1 &lt;- qwordregister1 with qwordregister2</td>
<td>0100 1R0B 0000 1111 : 1010 1111 : 11 : qwordreg1 qwordreg2</td>
</tr>
<tr>
<td>register with memory</td>
<td>0100 0RXB 0000 1111 : 1010 1111 : mod reg r/m</td>
</tr>
<tr>
<td>qwordregister &lt;- qwordregister with memory64</td>
<td>0100 1RXB 0000 1111 : 1010 1111 : mod qwordreg r/m</td>
</tr>
<tr>
<td>register1 with immediate to register2</td>
<td>0100 0R0B 0110 10s1 : 11 reg1 reg2 : imm</td>
</tr>
<tr>
<td>qwordregister1 &lt;- qwordregister2 with sign-extended immediate8</td>
<td>0100 1R0B 0110 1011 : 11 qwordreg1 qwordreg2 : imm8</td>
</tr>
<tr>
<td>qwordregister1 &lt;- qwordregister2 with immediate32</td>
<td>0100 1R0B 0110 1001 : 11 qwordreg1 qwordreg2 : imm32</td>
</tr>
<tr>
<td>memory with immediate to register</td>
<td>0100 0RXB 0110 10s1 : mod reg r/m : imm</td>
</tr>
<tr>
<td>qwordregister &lt;- memory64 with sign-extended immediate8</td>
<td>0100 1RXB 0110 1011 : mod qwordreg r/m : imm8</td>
</tr>
<tr>
<td>qwordregister &lt;- memory64 with immediate32</td>
<td>0100 1RXB 0110 1001 : mod qwordreg r/m : imm32</td>
</tr>
</tbody>
</table>
## Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN - Input From Port</td>
<td>fixed port: 1110 010w : port number</td>
</tr>
<tr>
<td></td>
<td>variable port: 1110 110w</td>
</tr>
<tr>
<td>INC - Increment by 1</td>
<td>reg: 0100 000B 1111 111w : 0000 1000 reg</td>
</tr>
<tr>
<td></td>
<td>qwordreg: 0100 000B 1111 1111 : 0000 1000 qwordreg</td>
</tr>
<tr>
<td></td>
<td>memory: 0100 00XB 1111 111w : 1000 r/m</td>
</tr>
<tr>
<td></td>
<td>memory64: 0100 10X1 1111 1111 : 101 r/m</td>
</tr>
<tr>
<td>INS - Input from DX Port</td>
<td>0110 110w</td>
</tr>
<tr>
<td>INT n - Interrupt Type n</td>
<td>1100 1101 : type</td>
</tr>
<tr>
<td>INT - Single-Step Interrupt 3</td>
<td>1100 1100</td>
</tr>
<tr>
<td>INTO - Interrupt 4 on Overflow</td>
<td>1100 1110</td>
</tr>
<tr>
<td>INVD - Invalidate Cache</td>
<td>0000 1111 : 0000 1000</td>
</tr>
<tr>
<td>INVLPG - Invalidate TLB Entry</td>
<td>0000 1111 : 0000 0001 : 0111 r/m</td>
</tr>
<tr>
<td>IRETO - Interrupt Return</td>
<td>1100 1111</td>
</tr>
<tr>
<td>Jcc - Jump if Condition is Met</td>
<td>0110 ttt: 8-bit displacement</td>
</tr>
<tr>
<td></td>
<td>displacements (excluding 16-bit relative offsets): 0000 1111 : 1000 ttt : displacement32</td>
</tr>
<tr>
<td>JCXZ/JECXZ - Jump on CX/ECX Zero</td>
<td>1110 0011 : 8-bit displacement</td>
</tr>
<tr>
<td></td>
<td>Address-size prefix differentiates JCXZ and JECXZ</td>
</tr>
<tr>
<td>JMP - Unconditional Jump (to same segment)</td>
<td>1110 1011 : 8-bit displacement</td>
</tr>
<tr>
<td>short</td>
<td>1110 1001 : displacement32</td>
</tr>
<tr>
<td>register indirect</td>
<td>0100 W00B w : 1111 1111 : displacement32 reg</td>
</tr>
<tr>
<td>memory indirect</td>
<td>0100 W0XB w : 1111 1111 : 100 r/m</td>
</tr>
<tr>
<td>JMP - Unconditional Jump (to other segment)</td>
<td>0100 00XB : 1111 1111 : 101 r/m</td>
</tr>
<tr>
<td>indirect intersegment</td>
<td>0100 00XB : 1111 1111 : mod 101 r/m</td>
</tr>
<tr>
<td>64-bit indirect intersegment</td>
<td>0100 10XB : 1111 1111 : mod 101 r/m</td>
</tr>
</tbody>
</table>
Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>LAR – Load Access Rights Byte</strong></td>
<td></td>
</tr>
<tr>
<td>from register</td>
<td>0100 0R0B: 0000 1111: 0000 0010: 11 reg1 reg2</td>
</tr>
<tr>
<td>from dwordregister to qwordregister, masked by 00FxF00H</td>
<td>0100 WR0B: 0000 1111: 0000 0010: 11 qwordreg1 dwordreg2</td>
</tr>
<tr>
<td>from memory</td>
<td>0100 0RXB: 0000 1111: 0000 0010: mod reg r/m</td>
</tr>
<tr>
<td>from memory32 to qwordregister, masked by 00FxF00H</td>
<td>0100 WRXB 0000 1111: 0000 0010: mod r/m</td>
</tr>
<tr>
<td><strong>LEA – Load Effective Address</strong></td>
<td></td>
</tr>
<tr>
<td>in wordregister/dwordregister</td>
<td>0100 0RXB: 1000 1101: modA reg r/m</td>
</tr>
<tr>
<td>in qwordregister</td>
<td>0100 1RXB: 1000 1101: modA qwordreg r/m</td>
</tr>
<tr>
<td><strong>LEAVE – High Level Procedure Exit</strong></td>
<td>1100 1001</td>
</tr>
<tr>
<td><strong>LFS – Load Pointer to FS</strong></td>
<td></td>
</tr>
<tr>
<td>FSr16/r32 with far pointer from memory</td>
<td>0100 0RXB: 0000 1111: 1011 0100: modA reg r/m</td>
</tr>
<tr>
<td>FSr64 with far pointer from memory</td>
<td>0100 1RXB: 0000 1111: 1011 0101: modA qwordreg r/m</td>
</tr>
<tr>
<td><strong>LGDT – Load Global Descriptor Table Register</strong></td>
<td>0100 10XB: 0000 1111: 0000 0001: modA 010 r/m</td>
</tr>
<tr>
<td><strong>LGS – Load Pointer to GS</strong></td>
<td></td>
</tr>
<tr>
<td>GSr16/r32 with far pointer from memory</td>
<td>0100 0RXB: 0000 1111: 1011 0101: modA reg r/m</td>
</tr>
<tr>
<td>GSr64 with far pointer from memory</td>
<td>0100 1RXB: 0000 1111: 1011 0101: modA qwordreg r/m</td>
</tr>
<tr>
<td><strong>LIDT – Load Interrupt Descriptor Table Register</strong></td>
<td>0100 10XB: 0000 1111: 0000 0001: modA 011 r/m</td>
</tr>
<tr>
<td><strong>LLDT – Load Local Descriptor Table Register</strong></td>
<td></td>
</tr>
<tr>
<td>LDTR from register</td>
<td>0100 000B: 0000 1111: 0000 0000: 11 010 reg</td>
</tr>
<tr>
<td>LDTR from memory</td>
<td>0100 00XB: 0000 1111: 0000 0000: mod 010 r/m</td>
</tr>
</tbody>
</table>
Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>LMSW – Load Machine Status Word</strong></td>
<td>0100 000B : 0000 1111 : 0000 0001 : 11 110</td>
</tr>
<tr>
<td>from register</td>
<td>reg</td>
</tr>
<tr>
<td>from memory</td>
<td>0100 000X : 0000 1111 : 0000 0001 : mod 110 r/m</td>
</tr>
<tr>
<td><strong>LOCK – Assert LOCK# Signal Prefix</strong></td>
<td>1111 0000</td>
</tr>
<tr>
<td><strong>LODS/LODSB/LODSW/LODSD/LODSQ – Load String Operand</strong></td>
<td></td>
</tr>
<tr>
<td>at DS:(E)SI to AL/EAX/EAX</td>
<td>1010 110w</td>
</tr>
<tr>
<td>at (R)SI to RAX</td>
<td>0100 1000 1010 1101</td>
</tr>
<tr>
<td><strong>LOOP – Loop Count</strong></td>
<td></td>
</tr>
<tr>
<td>if count != 0, 8-bit displacement</td>
<td>1110 0010</td>
</tr>
<tr>
<td>if count != 0, RIP + 8-bit displacement sign-extended to 64-bits</td>
<td>0100 1000 1110 0010</td>
</tr>
<tr>
<td><strong>LOOPE – Loop Count while Zero/Equal</strong></td>
<td></td>
</tr>
<tr>
<td>if count != 0 &amp; ZF = 1, 8-bit displacement</td>
<td>1110 0001</td>
</tr>
<tr>
<td>if count != 0 &amp; ZF = 1, RIP + 8-bit displacement sign-extended to 64-bits</td>
<td>0100 1000 1110 0001</td>
</tr>
<tr>
<td><strong>LOOPNE/LOOPNZ – Loop Count while not Zero/Equal</strong></td>
<td></td>
</tr>
<tr>
<td>if count != 0 &amp; ZF = 0, 8-bit displacement</td>
<td>1110 0000</td>
</tr>
<tr>
<td>if count != 0 &amp; ZF = 0, RIP + 8-bit displacement sign-extended to 64-bits</td>
<td>0100 1000 1110 0000</td>
</tr>
<tr>
<td><strong>LSL – Load Segment Limit</strong></td>
<td></td>
</tr>
<tr>
<td>from register</td>
<td>0000 1111 : 0000 0011 : 11 reg1 reg2</td>
</tr>
<tr>
<td>from qwordregister</td>
<td>0100 1R00 0000 1111 : 0000 0011 : 11 qwordreg1 reg2</td>
</tr>
<tr>
<td>from memory16</td>
<td>0000 1111 : 0000 0011 : mod reg r/m</td>
</tr>
<tr>
<td>from memory64</td>
<td>0100 1RXB 0000 1111 : 0000 0011 : mod qwordreg r/m</td>
</tr>
<tr>
<td><strong>LSS – Load Pointer to SS</strong></td>
<td></td>
</tr>
<tr>
<td>SSr16/r32 with far pointer from memory</td>
<td>0100 0RXB : 0000 1111 : 1011 0010 : mod reg r/m</td>
</tr>
</tbody>
</table>
### Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>SSr64 with far pointer from memory</td>
<td>0100 1wXB : 0000 1111 : 1011 0010 : modA qwordreg r/m</td>
</tr>
<tr>
<td><strong>LTR - Load Task Register</strong></td>
<td></td>
</tr>
<tr>
<td>from register</td>
<td>0100 0R00 : 0000 1111 : 0000 0000 : 11 011 reg</td>
</tr>
<tr>
<td>from memory</td>
<td>0100 00XB : 0000 1111 : 0000 0000 : mod 011 r/m</td>
</tr>
<tr>
<td><strong>MOV - Move Data</strong></td>
<td></td>
</tr>
<tr>
<td>register1 to register2</td>
<td>0100 0R0B : 1000 100w : 11 reg1 reg2</td>
</tr>
<tr>
<td>qwordregister1 to qwordregister2</td>
<td>0100 1R0B 1000 1001 : 11 qwordeg1 qwordreg2</td>
</tr>
<tr>
<td>register2 to register1</td>
<td>0100 0R0B : 1000 101w : 11 reg1 reg2</td>
</tr>
<tr>
<td>qwordregister2 to qwordregister1</td>
<td>0100 1R0B 1000 1011 : 11 qwordeg1 qwordreg2</td>
</tr>
<tr>
<td>memory to reg</td>
<td>0100 0RXB : 1000 101w : mod reg r/m</td>
</tr>
<tr>
<td>memory64 to qwordregister</td>
<td>0100 1RXB 1000 1011 : mod qwordreg r/m</td>
</tr>
<tr>
<td>reg to memory</td>
<td>0100 0RXB : 1000 100w : mod reg r/m</td>
</tr>
<tr>
<td>qwordregister to memory64</td>
<td>0100 1RXB 1000 1001 : mod qwordreg r/m</td>
</tr>
<tr>
<td>immediate to register</td>
<td>0100 000B : 1100 011w : 11 000 reg : imm</td>
</tr>
<tr>
<td>immediate32 to qwordregister (zero extend)</td>
<td>0100 100B 1100 0111 : 11 000 qwordreg : imm32</td>
</tr>
<tr>
<td>immediate to register (alternate encoding)</td>
<td>0100 000B : 1011 w reg : imm</td>
</tr>
<tr>
<td>immediate64 to qwordregister (alternate encoding)</td>
<td>0100 100B 1011 1000 reg : imm64</td>
</tr>
<tr>
<td>immediate to memory</td>
<td>0100 00XB : 1100 011w : mod 000 r/m : imm</td>
</tr>
<tr>
<td>immediate32 to memory64 (zero extend)</td>
<td>0100 10XB 1100 0111 : mod 000 r/m : imm32</td>
</tr>
<tr>
<td>memory to AL, AX, or EAX</td>
<td>0100 0000 : 1010 000w : displacement</td>
</tr>
<tr>
<td>memory64 to RAX</td>
<td>0100 1000 1010 0001 : displacement64</td>
</tr>
<tr>
<td>AL, AX, or EAX to memory</td>
<td>0100 0000 : 1010 001w : displacement</td>
</tr>
<tr>
<td>RAX to memory64</td>
<td>0100 1000 1010 0011 : displacement64</td>
</tr>
<tr>
<td><strong>MOV - Move to/from Control Registers</strong></td>
<td></td>
</tr>
<tr>
<td>CR0-CR4 from register</td>
<td>0100 0R0B : 0000 1111 : 0010 0010 : 11 eee reg (eee = CR#)</td>
</tr>
<tr>
<td>Instruction and Format</td>
<td>Encoding</td>
</tr>
<tr>
<td>------------------------------------------------</td>
<td>--------------------------------------------------------------------------</td>
</tr>
<tr>
<td>CRx from qwordregister</td>
<td>0100 1ROB: 0000 1111 : 0010 0010 : 11 ee qwordreg (Reee = CR#)</td>
</tr>
<tr>
<td>register from CR0-CR4</td>
<td>0100 0ROB: 0000 1111 : 0010 0000 : 11 ee reg (eee = CR#)</td>
</tr>
<tr>
<td>qwordregister from CRx</td>
<td>0100 1ROB 0000 1111 : 0010 0000 : 11 ee qwordreg (Reee = CR#)</td>
</tr>
<tr>
<td>MOV – Move to/from Debug Registers</td>
<td></td>
</tr>
<tr>
<td>DRO-DR7 from register</td>
<td>0000 1111 : 0010 0011 : 11 ee reg (eee = DR#)</td>
</tr>
<tr>
<td>DRO-DR7 from quadregister</td>
<td>0100 100B 0000 1111 : 0010 0011 : 11 ee reg (eee = DR#)</td>
</tr>
<tr>
<td>register from DRO-DR7</td>
<td>0000 1111 : 0010 0001 : 11 ee reg (eee = DR#)</td>
</tr>
<tr>
<td>quadregister from DRO-DR7</td>
<td>0100 100B 0000 1111 : 0010 0001 : 11 ee quadreg (eee = DR#)</td>
</tr>
<tr>
<td>MOV – Move to/from Segment Registers</td>
<td></td>
</tr>
<tr>
<td>register to segment register</td>
<td>0100 W00Bw: 1000 1110 : 11 sreg reg</td>
</tr>
<tr>
<td>register to SS</td>
<td>0100 000B : 1000 1110 : 11 sreg reg</td>
</tr>
<tr>
<td>memory to segment register</td>
<td>0100 00XB : 1000 1110 : mod sreg r/m</td>
</tr>
<tr>
<td>memory64 to segment register (lower 16 bits)</td>
<td>0100 10XB 1000 1110 : mod sreg r/m</td>
</tr>
<tr>
<td>memory to SS</td>
<td>0100 00XB : 1000 1110 : mod sreg r/m</td>
</tr>
<tr>
<td>segment register to register</td>
<td>0100 000B : 1000 1100 : 11 sreg reg</td>
</tr>
<tr>
<td>segment register to qwordregister (zero extended)</td>
<td>0100 100B 1000 1100 : 11 sreg qwordreg</td>
</tr>
<tr>
<td>segment register to memory</td>
<td>0100 00XB : 1000 1100 : mod sreg r/m</td>
</tr>
<tr>
<td>segment register to memory64 (zero extended)</td>
<td>0100 10XB 1000 1100 : mod sreg3 r/m</td>
</tr>
<tr>
<td>MOVS/MOVSB/MOVSW/MOVSD/MOVSQ – Move Data from String to String</td>
<td>1010 010w</td>
</tr>
<tr>
<td>Move data from string to string</td>
<td>0100 1000 1010 0101</td>
</tr>
<tr>
<td>MOVSX/MOVSXD – Move with Sign-Extend</td>
<td></td>
</tr>
<tr>
<td>register2 to register1</td>
<td>0100 0R0B : 0000 1111 : 1011 111w : 11 reg1 reg2</td>
</tr>
</tbody>
</table>
### Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>byteregister2 to qwordregister1 (sign-extend)</td>
<td>0100 1ROB 0000 1111 : 1011 1110 : 11 quadreg1 bytereg2</td>
</tr>
<tr>
<td>wordregister2 to qwordregister1</td>
<td>0100 1ROB 0000 1111 : 1011 1111 : 11 quadreg1 wordreg2</td>
</tr>
<tr>
<td>dwordregister2 to qwordregister1</td>
<td>0100 1ROB 0110 0011 : 11 quadreg1 dwordreg2</td>
</tr>
<tr>
<td>memory to register</td>
<td>0100 0RXB : 0000 1111 : 1011 111w : mod reg r/m</td>
</tr>
<tr>
<td>memory8 to qwordregister (sign-extend)</td>
<td>0100 1RXB 0000 1111 : 1011 1110 : mod qwordreg r/m</td>
</tr>
<tr>
<td>memory16 to qwordregister</td>
<td>0100 1RXB 0000 1111 : 1011 1111 : mod qwordreg r/m</td>
</tr>
<tr>
<td>memory32 to qwordregister</td>
<td>0100 1RXB 0110 0011 : mod qwordreg r/m</td>
</tr>
<tr>
<td>MOVZX – Move with Zero-Extend</td>
<td></td>
</tr>
<tr>
<td>register2 to register1</td>
<td>0100 0ROB : 0000 1111 : 1011 011w : 11 reg1 reg2</td>
</tr>
<tr>
<td>dwordregister2 to qwordregister1</td>
<td>0100 1ROB 0000 1111 : 1011 0111 : 11 quadreg1 dwordreg2</td>
</tr>
<tr>
<td>memory to register</td>
<td>0100 0ROB : 0000 1111 : 1011 011w : mod reg r/m</td>
</tr>
<tr>
<td>memory32 to qwordregister</td>
<td>0100 1ROB 0000 1111 : 1011 0111 : mod qwordreg r/m</td>
</tr>
<tr>
<td>MUL – Unsigned Multiply</td>
<td></td>
</tr>
<tr>
<td>AL, AX, or EAX with register</td>
<td>0100 000B : 1111 011w : 11 100 reg</td>
</tr>
<tr>
<td>RAX with qwordregister (to RDX:RAX)</td>
<td>0100 100B 1111 0111 : 11 100 qwordreg</td>
</tr>
<tr>
<td>AL, AX, or EAX with memory</td>
<td>0100 00XB 1111 011w : mod 100 r/m</td>
</tr>
<tr>
<td>RAX with memory64 (to RDX:RAX)</td>
<td>0100 10XB 1111 0111 : mod 100 r/m</td>
</tr>
<tr>
<td>NEG – Two’s Complement Negation</td>
<td></td>
</tr>
<tr>
<td>register</td>
<td>0100 000B : 1111 011w : 11 011 reg</td>
</tr>
<tr>
<td>qwordregister</td>
<td>0100 100B 1111 0111 : 11 011 qwordreg</td>
</tr>
<tr>
<td>memory</td>
<td>0100 00XB : 1111 011w : mod 011 r/m</td>
</tr>
<tr>
<td>memory64</td>
<td>0100 10XB 1111 0111 : mod 011 r/m</td>
</tr>
<tr>
<td>NOP – No Operation</td>
<td>1001 0000</td>
</tr>
</tbody>
</table>
### Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>NOT – One’s Complement Negation</strong></td>
<td></td>
</tr>
<tr>
<td>register</td>
<td>0100 000B : 1111 011w : 11 010 reg</td>
</tr>
<tr>
<td>qwordregister</td>
<td>0100 000B : 1111 0111 : 11 010 qwordreg</td>
</tr>
<tr>
<td>memory</td>
<td>0100 00XB : 1111 011w : mod 010 r/m</td>
</tr>
<tr>
<td>memory64</td>
<td>0100 1RXB : 1111 0111 : mod 010 r/m</td>
</tr>
<tr>
<td><strong>OR – Logical Inclusive OR</strong></td>
<td></td>
</tr>
<tr>
<td>register1 to register2</td>
<td>0000 100w : 11 reg1 reg2</td>
</tr>
<tr>
<td>byteregister1 to byteregister2</td>
<td>0100 OR0B : 0000 1000 : 11 bytereg1 bytereg2</td>
</tr>
<tr>
<td>qwordregister1 to qwordregister2</td>
<td>0100 1R0B : 0000 1001 : 11 qwordreg1 qwordreg2</td>
</tr>
<tr>
<td>register2 to register1</td>
<td>0000 101w : 11 reg1 reg2</td>
</tr>
<tr>
<td>byteregister2 to byteregister1</td>
<td>0100 OR0B : 0000 1010 : 11 bytereg1 bytereg2</td>
</tr>
<tr>
<td>qwordregister2 to qwordregister1</td>
<td>0100 OR0B : 0000 1011 : 11 qwordreg1 qwordreg2</td>
</tr>
<tr>
<td>memory to register</td>
<td>0000 101w : mod reg r/m</td>
</tr>
<tr>
<td>memory8 to byteregister</td>
<td>0100 ORXB : 0000 1010 : mod bytereg r/m</td>
</tr>
<tr>
<td>memory8 to qwordregister</td>
<td>0100 ORXB : 0000 1011 : mod qwordreg r/m</td>
</tr>
<tr>
<td>register to memory</td>
<td>0000 100w : mod reg r/m</td>
</tr>
<tr>
<td>byteregister to memory8</td>
<td>0100 ORXB : 0000 1000 : mod bytereg r/m</td>
</tr>
<tr>
<td>qwordregister to memory64</td>
<td>0100 1RXB : 0000 1001 : mod qwordreg r/m</td>
</tr>
<tr>
<td>immediate to register</td>
<td>1000 00sw : 11 001 reg : imm</td>
</tr>
<tr>
<td>immediate8 to byteregister</td>
<td>0100 000B : 1000 0000 : 11 001 bytereg : imm8</td>
</tr>
<tr>
<td>immediate32 to qwordregister</td>
<td>0100 000B : 1000 0001 : 11 001 qwordreg : imm32</td>
</tr>
<tr>
<td>immediate8 to qwordregister</td>
<td>0100 000B : 1000 0011 : 11 001 qwordreg : imm8</td>
</tr>
<tr>
<td>immediate to AL, AX, or EAX</td>
<td>0000 11ow : imm</td>
</tr>
<tr>
<td>immediate64 to RAX</td>
<td>0100 1000 : 0000 1101 : imm64</td>
</tr>
<tr>
<td>immediate to memory</td>
<td>1000 00sw : mod 001 r/m : imm</td>
</tr>
</tbody>
</table>
### Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>immediate8 to memory8</td>
<td>0100 00XB 1000 0000 : mod 001 r/m : imm8</td>
</tr>
<tr>
<td>immediate32 to memory64</td>
<td>0100 00XB 1000 0001 : mod 001 r/m : imm32</td>
</tr>
<tr>
<td>immediate8 to memory64</td>
<td>0100 00XB 1000 0011 : mod 001 r/m : imm8</td>
</tr>
</tbody>
</table>

**OUT – Output to Port**

| fixed port | 1110 011w : port number |
| variable port | 1110 111w |

**OUTS – Output to DX Port**

| output to DX Port | 0110 111w |

**POP – Pop a Value from the Stack**

| wordregister | 0101 0101 : 0100 000B : 1111 1111 : 11 110 reg16 |
| qwordregister | 0100 W00B5 : 1000 1111 : 11 000 reg64 |
| wordregister (alternate encoding) | 0101 0101 : 0100 000B : 0101 1 reg16 |
| qwordregister (alternate encoding) | 0100 W00B : 0101 1 reg64 |
| memory64 | 0100 W0XB5 : 1000 1111 : mod 000 r/m |
| memory16 | 0101 0101 : 0100 00XB 1000 1111 : mod 000 r/m |

**POP – Pop a Segment Register from the Stack**

(Note: CS cannot be sreg2 in this usage.)

| segment register FS, GS | 0000 1111 : 10 sreg3 001 |

**POPF/POPFQ – Pop Stack into FLAGS/RFLAGS Register**

| pop stack to FLAGS register | 0101 0101 : 1001 1101 |
| pop Stack to RFLAGS register | 0100 1000 1001 1101 |

**PUSH – Push Operand onto the Stack**

| wordregister | 0101 0101 : 0100 000B : 1111 1111 : 11 110 reg16 |
| qwordregister | 0100 W00B5 : 1111 1111 : 11 110 reg64 |
| wordregister (alternate encoding) | 0101 0101 : 0100 000B : 0101 0 reg16 |
| qwordregister (alternate encoding) | 0100 W00B5 : 0101 0 reg64 |
| memory16 | 0101 0101 : 0100 000B : 1111 1111 : mod 110 r/m |
### Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>memory64</td>
<td>0100 w00b(^5) : 1111 1111 : mod 110 r/m</td>
</tr>
<tr>
<td>immediate8</td>
<td>0110 1010 : imm8</td>
</tr>
<tr>
<td>immediate16</td>
<td>0101 0101 : 0110 1000 : imm16</td>
</tr>
<tr>
<td>immediate64</td>
<td>0110 1000 : imm64</td>
</tr>
<tr>
<td>PUSH – Push Segment Register onto the Stack</td>
<td></td>
</tr>
<tr>
<td>segment register FS,GS</td>
<td>0000 1111: 10 sreg3 000</td>
</tr>
<tr>
<td>PUSHF/PUSHFD – Push Flags Register onto the Stack</td>
<td>1001 1100</td>
</tr>
<tr>
<td>RCL – Rotate thru Carry Left</td>
<td></td>
</tr>
<tr>
<td>register by 1</td>
<td>0100 000b : 1101 000w : 11 010 reg</td>
</tr>
<tr>
<td>qwordregister by 1</td>
<td>0100 100b 1101 0001 : 11 010 qwordreg</td>
</tr>
<tr>
<td>memory by 1</td>
<td>0100 00xb : 1101 000w : mod 010 r/m</td>
</tr>
<tr>
<td>memory64 by 1</td>
<td>0100 10xb 1101 0001 : mod 010 r/m</td>
</tr>
<tr>
<td>register by CL</td>
<td>0100 000b : 1101 001w : 11 010 reg</td>
</tr>
<tr>
<td>qwordregister by CL</td>
<td>0100 100b 1101 0011 : 11 010 qwordreg</td>
</tr>
<tr>
<td>memory by CL</td>
<td>0100 00xb : 1101 001w : mod 010 r/m</td>
</tr>
<tr>
<td>memory64 by CL</td>
<td>0100 10xb 1101 0011 : mod 010 r/m</td>
</tr>
<tr>
<td>register by immediate count</td>
<td>0100 000b : 1100 000w : 11 010 reg : imm</td>
</tr>
<tr>
<td>qwordregister by immediate count</td>
<td>0100 100b 1100 0001 : 11 010 qwordreg : imm8</td>
</tr>
<tr>
<td>memory by immediate count</td>
<td>0100 00xb : 1100 000w : mod 010 r/m : imm</td>
</tr>
<tr>
<td>memory64 by immediate count</td>
<td>0100 10xb 1100 0001 : mod 010 r/m : imm8</td>
</tr>
<tr>
<td>RCR – Rotate thru Carry Right</td>
<td></td>
</tr>
<tr>
<td>register by 1</td>
<td>0100 000b : 1101 000w : 11 011 reg</td>
</tr>
<tr>
<td>qwordregister by 1</td>
<td>0100 100b 1101 0001 : 11 011 qwordreg</td>
</tr>
<tr>
<td>memory by 1</td>
<td>0100 00xb : 1101 000w : mod 011 r/m</td>
</tr>
<tr>
<td>memory64 by 1</td>
<td>0100 10xb 1101 0001 : mod 011 r/m</td>
</tr>
<tr>
<td>register by CL</td>
<td>0100 000b : 1101 001w : 11 011 reg</td>
</tr>
<tr>
<td>qwordregister by CL</td>
<td>0100 000b 1101 0010 : 11 011 qwordreg</td>
</tr>
<tr>
<td>memory by CL</td>
<td>0100 00xb : 1101 001w : mod 011 r/m</td>
</tr>
<tr>
<td>Instruction and Format</td>
<td>Encoding</td>
</tr>
<tr>
<td>-----------------------------------------------</td>
<td>---------------------------------</td>
</tr>
<tr>
<td>memory64 by CL</td>
<td>0100 10XB 1101 0011 : mod 011 r/m</td>
</tr>
<tr>
<td>register by immediate count</td>
<td>0100 000B : 1100 000w : 11 011 reg : imm8</td>
</tr>
<tr>
<td>qwordregister by immediate count</td>
<td>0100 100B 1100 0001 : 11 011 qwordreg : imm8</td>
</tr>
<tr>
<td>memory by immediate count</td>
<td>0100 00X8 : 1100 000w : mod 011 r/m : imm8</td>
</tr>
<tr>
<td>memory64 by immediate count</td>
<td>0100 10XB 1100 0001 : mod 011 r/m : imm8</td>
</tr>
<tr>
<td>RDMSR – Read from Model-Specific Register</td>
<td></td>
</tr>
<tr>
<td>load ECX-specified register into EDX:EAX</td>
<td>0000 1111 : 0011 0010</td>
</tr>
<tr>
<td>RDPMC – Read Performance Monitoring Counters</td>
<td></td>
</tr>
<tr>
<td>load ECX-specified performance counter into EDX:EAX</td>
<td>0000 1111 : 0011 0011</td>
</tr>
<tr>
<td>RDTSC – Read Time-Stamp Counter</td>
<td></td>
</tr>
<tr>
<td>read time-stamp counter into EDX:EAX</td>
<td>0000 1111 : 0011 0001</td>
</tr>
<tr>
<td>REP INS – Input String</td>
<td></td>
</tr>
<tr>
<td>REP LODS – Load String</td>
<td></td>
</tr>
<tr>
<td>REP MOVS – Move String</td>
<td></td>
</tr>
<tr>
<td>REP OUTS – Output String</td>
<td></td>
</tr>
<tr>
<td>REP STOS – Store String</td>
<td></td>
</tr>
<tr>
<td>REPE CMPS – Compare String</td>
<td></td>
</tr>
<tr>
<td>REPNE SCAS – Scan String</td>
<td></td>
</tr>
<tr>
<td>REPNE CMPS – Compare String</td>
<td></td>
</tr>
<tr>
<td>RET – Return from Procedure (to same segment)</td>
<td></td>
</tr>
<tr>
<td>no argument</td>
<td>1100 0011</td>
</tr>
<tr>
<td>adding immediate to SP</td>
<td>1100 0010 : 16-bit displacement</td>
</tr>
<tr>
<td>RET – Return from Procedure (to other segment)</td>
<td></td>
</tr>
<tr>
<td>intersegment</td>
<td>1100 1011</td>
</tr>
<tr>
<td>adding immediate to SP</td>
<td>1100 1010 : 16-bit displacement</td>
</tr>
</tbody>
</table>
### Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>ROL – Rotate Left</strong></td>
<td></td>
</tr>
<tr>
<td>register by 1</td>
<td>0100 000B 1101 000w : 11 000 reg</td>
</tr>
<tr>
<td>byteregister by 1</td>
<td>0100 000B 1101 0000 : 11 000 bytereg</td>
</tr>
<tr>
<td>qwordregister by 1</td>
<td>0100 100B 1101 0001 : 11 000 qwordreg</td>
</tr>
<tr>
<td>memory by 1</td>
<td>0100 00XB 1101 000w : mod 000 r/m</td>
</tr>
<tr>
<td>memory8 by 1</td>
<td>0100 00XB 1101 0000 : mod 000 r/m</td>
</tr>
<tr>
<td>memory64 by 1</td>
<td>0100 10XB 1101 0001 : mod 000 r/m</td>
</tr>
<tr>
<td>register by CL</td>
<td>0100 000B 1101 001w : 11 000 reg</td>
</tr>
<tr>
<td>byteregister by CL</td>
<td>0100 000B 1101 0010 : 11 000 bytereg</td>
</tr>
<tr>
<td>qwordregister by CL</td>
<td>0100 100B 1101 0011 : 11 000 qwordreg</td>
</tr>
<tr>
<td>memory by CL</td>
<td>0100 00XB 1101 001w : mod 000 r/m</td>
</tr>
<tr>
<td>memory8 by CL</td>
<td>0100 00XB 1101 0010 : mod 000 r/m</td>
</tr>
<tr>
<td>memory64 by CL</td>
<td>0100 10XB 1101 0011 : mod 000 r/m</td>
</tr>
<tr>
<td>register by immediate count</td>
<td>1100 000w : 11 000 reg : imm8</td>
</tr>
<tr>
<td>byteregister by immediate count</td>
<td>0100 000B 1100 0000 : 11 000 bytereg : imm8</td>
</tr>
<tr>
<td>qwordregister by immediate count</td>
<td>0100 100B 1100 0001 : 11 000 bytereg : imm8</td>
</tr>
<tr>
<td>memory by immediate count</td>
<td>1100 000w : mod 000 r/m : imm8</td>
</tr>
<tr>
<td>memory8 by immediate count</td>
<td>0100 00XB 1100 0000 : mod 000 r/m : imm8</td>
</tr>
<tr>
<td>memory64 by immediate count</td>
<td>0100 10XB 1100 0001 : mod 000 r/m : imm8</td>
</tr>
<tr>
<td><strong>ROR – Rotate Right</strong></td>
<td></td>
</tr>
<tr>
<td>register by 1</td>
<td>0100 000B 1101 000w : 11 001 reg</td>
</tr>
<tr>
<td>byteregister by 1</td>
<td>0100 000B 1101 0000 : 11 001 bytereg</td>
</tr>
<tr>
<td>qwordregister by 1</td>
<td>0100 100B 1101 0001 : 11 001 qwordreg</td>
</tr>
<tr>
<td>memory by 1</td>
<td>0100 00XB 1101 000w : mod 001 r/m</td>
</tr>
<tr>
<td>memory8 by 1</td>
<td>0100 00XB 1101 0000 : mod 001 r/m</td>
</tr>
<tr>
<td>memory64 by 1</td>
<td>0100 10XB 1101 0001 : mod 001 r/m</td>
</tr>
<tr>
<td>register by CL</td>
<td>0100 000B 1101 001w : 11 001 reg</td>
</tr>
<tr>
<td>byteregister by CL</td>
<td>0100 000B 1101 0010 : 11 001 bytereg</td>
</tr>
</tbody>
</table>
### Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>qwordregister by CL</td>
<td>0100 100B 1101 0111:11 001 qwordreg</td>
</tr>
<tr>
<td>memory by CL</td>
<td>0100 00XB 1101 001w:mod 001 r/m</td>
</tr>
<tr>
<td>memory8 by CL</td>
<td>0100 00XB 1101 0010:mod 001 r/m</td>
</tr>
<tr>
<td>memory64 by CL</td>
<td>0100 10XB 1101 0011:mod 001 r/m</td>
</tr>
<tr>
<td>register by immediate count</td>
<td>0100 000B 1100 000w:11 001 reg:imm8</td>
</tr>
<tr>
<td>byteregister by immediate count</td>
<td>0100 000B 1100 0000:11 001 reg:imm8</td>
</tr>
<tr>
<td>qwordregister by immediate count</td>
<td>0100 100B 1100 0001:11 001 qwordreg:imm8</td>
</tr>
<tr>
<td>memory by immediate count</td>
<td>0100 00XB 1100 000w:mod 001 r/m:imm8</td>
</tr>
<tr>
<td>memory8 by immediate count</td>
<td>0100 00XB 1100 0000:mod 001 r/m:imm8</td>
</tr>
<tr>
<td>memory64 by immediate count</td>
<td>0100 10XB 1100 0001:mod 001 r/m:imm8</td>
</tr>
<tr>
<td>RSM - Resume from System Management Mode</td>
<td>0000 1111:1010 1010</td>
</tr>
<tr>
<td>SAL - Shift Arithmetic Left</td>
<td>same instruction as SHL</td>
</tr>
<tr>
<td>SAR - Shift Arithmetic Right</td>
<td></td>
</tr>
<tr>
<td>register by 1</td>
<td>0100 000B 1101 000w:11 111 reg</td>
</tr>
<tr>
<td>byteregister by 1</td>
<td>0100 000B 1101 0000:11 111 bytereg</td>
</tr>
<tr>
<td>qwordregister by 1</td>
<td>0100 100B 1101 0001:11 111 qwordreg</td>
</tr>
<tr>
<td>memory by 1</td>
<td>0100 00XB 1101 000w:mod 111 r/m</td>
</tr>
<tr>
<td>memory8 by 1</td>
<td>0100 00XB 1101 0000:mod 111 r/m</td>
</tr>
<tr>
<td>memory64 by 1</td>
<td>0100 10XB 1101 0001:mod 111 r/m</td>
</tr>
<tr>
<td>register by CL</td>
<td>0100 000B 1101 001w:11 111 reg</td>
</tr>
<tr>
<td>byteregister by CL</td>
<td>0100 000B 1101 0010:11 111 bytereg</td>
</tr>
<tr>
<td>qwordregister by CL</td>
<td>0100 100B 1101 0011:11 111 qwordreg</td>
</tr>
<tr>
<td>memory by CL</td>
<td>0100 00XB 1101 001w:mod 111 r/m</td>
</tr>
<tr>
<td>memory8 by CL</td>
<td>0100 00XB 1101 0010:mod 111 r/m</td>
</tr>
<tr>
<td>memory64 by CL</td>
<td>0100 10XB 1101 0011:mod 111 r/m</td>
</tr>
<tr>
<td>register by immediate count</td>
<td>0100 000B 1100 000w:11 111 reg:imm8</td>
</tr>
<tr>
<td>byteregister by immediate count</td>
<td>0100 000B 1100 0000:11 111 bytereg:imm8</td>
</tr>
</tbody>
</table>
### Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>qwordregister by immediate count</td>
<td>0100 100B 1100 0001 : 11 111 qwordreg : imm8</td>
</tr>
<tr>
<td>memory by immediate count</td>
<td>0100 00XB 1100 0000 : mod 111 r/m : imm8</td>
</tr>
<tr>
<td>memory8 by immediate count</td>
<td>0100 00XB 1100 0000 : mod 111 r/m : imm8</td>
</tr>
<tr>
<td>memory64 by immediate count</td>
<td>0100 10XB 1100 0001 : mod 111 r/m : imm8</td>
</tr>
<tr>
<td><strong>SBB – Integer Subtraction with Borrow</strong></td>
<td></td>
</tr>
<tr>
<td>register1 to register2</td>
<td>0100 0R0B 0001 100w : 11 reg1 reg2</td>
</tr>
<tr>
<td>byteregister1 to byteregister2</td>
<td>0100 0R0B 0001 1000 : 11 bytereg1 bytereg2</td>
</tr>
<tr>
<td>quadregister1 to quadregister2</td>
<td>0100 1R0B 0001 1001 : 11 quadreg1 quadreg2</td>
</tr>
<tr>
<td>register2 to register1</td>
<td>0100 0R0B 0001 101w : 11 reg1 reg2</td>
</tr>
<tr>
<td>byteregister2 to byteregister1</td>
<td>0100 0R0B 0001 1010 : 11 reg1 bytereg2</td>
</tr>
<tr>
<td>byteregister2 to byteregister1</td>
<td>0100 1R0B 0001 1011 : 11 reg1 bytereg2</td>
</tr>
<tr>
<td>memory to register</td>
<td>0100 0RXB 0001 101w : mod reg r/m</td>
</tr>
<tr>
<td>memory8 to byteregister</td>
<td>0100 0RXB 0001 1010 : mod bytereg r/m</td>
</tr>
<tr>
<td>memory64 to byteregister</td>
<td>0100 1RXB 0001 1011 : mod quadreg r/m</td>
</tr>
<tr>
<td>register to memory</td>
<td>0100 0RXB 0001 100w : mod reg r/m</td>
</tr>
<tr>
<td>byteregister to memory8</td>
<td>0100 0RXB 0001 1000 : mod reg r/m</td>
</tr>
<tr>
<td>quadregister to memory64</td>
<td>0100 1RXB 0001 1001 : mod reg r/m</td>
</tr>
<tr>
<td>immediate to register</td>
<td>0100 000B 1000 00sw : 11 011 reg : imm</td>
</tr>
<tr>
<td>immediate8 to byteregister</td>
<td>0100 000B 1000 0000 : 11 011 bytereg : imm8</td>
</tr>
<tr>
<td>immediate32 to qwordregister</td>
<td>0100 100B 1000 0001 : 11 011 qwordreg : imm32</td>
</tr>
<tr>
<td>immediate8 to qwordregister</td>
<td>0100 100B 1000 0011 : 11 011 qwordreg : imm8</td>
</tr>
<tr>
<td>immediate to AL, AX, or EAX</td>
<td>0100 000B 0001 110w : imm</td>
</tr>
<tr>
<td>immediate32 to RAL</td>
<td>0100 1000 0001 1101 : imm32</td>
</tr>
<tr>
<td>immediate to memory</td>
<td>0100 00XB 1000 00sw : mod 011 r/m : imm</td>
</tr>
<tr>
<td>immediate8 to memory8</td>
<td>0100 00XB 1000 0000 : mod 011 r/m : imm8</td>
</tr>
<tr>
<td>immediate32 to memory64</td>
<td>0100 10XB 1000 0001 : mod 011 r/m : imm32</td>
</tr>
</tbody>
</table>
Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>immediate8 to memory64</td>
<td>0100 10XB 1000 0011 : mod 011 r/m : imm8</td>
</tr>
<tr>
<td>SCAS/SCASB/SCASW/SCASD - Scan String</td>
<td></td>
</tr>
<tr>
<td>scan string</td>
<td>1010 111w</td>
</tr>
<tr>
<td>scan string (compare AL with byte at RDI)</td>
<td>0100 1000 1010 1110</td>
</tr>
<tr>
<td>scan string (compare RAX with qword at RDI)</td>
<td>0100 1000 1010 1111</td>
</tr>
<tr>
<td>SETcc – Byte Set on Condition</td>
<td></td>
</tr>
<tr>
<td>register</td>
<td>0100 000B 0000 1111 : 1001 tttn : 11 000 reg</td>
</tr>
<tr>
<td>memory</td>
<td>0100 00XB 0000 1111 : 1001 tttn : mod 000 r/m</td>
</tr>
<tr>
<td>SGDT – Store Global Descriptor Table Register</td>
<td>0000 1111 : 0000 0001 : modA 000 r/m</td>
</tr>
<tr>
<td>SHL – Shift Left</td>
<td></td>
</tr>
<tr>
<td>register by 1</td>
<td>0100 000B 1101 000w : 11 100 reg</td>
</tr>
<tr>
<td>byteregister by 1</td>
<td>0100 000B 1101 0000 : 11 100 bytereg</td>
</tr>
<tr>
<td>qwordregister by 1</td>
<td>0100 100B 1101 0001 : 11 100 qwordreg</td>
</tr>
<tr>
<td>memory by 1</td>
<td>0100 00XB 1101 000w : mod 100 r/m</td>
</tr>
<tr>
<td>memory8 by 1</td>
<td>0100 00XB 1101 000 : mod 100 r/m</td>
</tr>
<tr>
<td>memory64 by 1</td>
<td>0100 10XB 1101 0001 : mod 100 r/m</td>
</tr>
<tr>
<td>register by CL</td>
<td>0100 000B 1101 001w : 11 100 reg</td>
</tr>
<tr>
<td>byteregister by CL</td>
<td>0100 000B 1101 0010 : 11 100 bytereg</td>
</tr>
<tr>
<td>qwordregister by CL</td>
<td>0100 100B 1101 0011 : 11 100 qwordreg</td>
</tr>
<tr>
<td>memory by CL</td>
<td>0100 00XB 1101 001w : mod 100 r/m</td>
</tr>
<tr>
<td>memory8 by CL</td>
<td>0100 00XB 1101 0010 : mod 100 r/m</td>
</tr>
<tr>
<td>memory64 by CL</td>
<td>0100 10XB 1101 0011 : mod 100 r/m</td>
</tr>
<tr>
<td>register by immediate count</td>
<td>0100 000B 1100 000w : 11 100 reg : imm8</td>
</tr>
<tr>
<td>byteregister by immediate count</td>
<td>0100 000B 1100 000 : 11 100 bytereg : imm8</td>
</tr>
</tbody>
</table>
## Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>quadregister by immediate count</td>
<td>0100 1000B 1100 0001 : 11 100 quadreg : imm8</td>
</tr>
<tr>
<td>memory by immediate count</td>
<td>0100 00XB 1100 000w : mod 100 r/m : imm8</td>
</tr>
<tr>
<td>memory8 by immediate count</td>
<td>0100 00XB 1100 0000 : mod 100 r/m : imm8</td>
</tr>
<tr>
<td>memory64 by immediate count</td>
<td>0100 10XB 1100 0001 : mod 100 r/m : imm8</td>
</tr>
<tr>
<td><strong>SHLD – Double Precision Shift Left</strong></td>
<td></td>
</tr>
<tr>
<td>register by immediate count</td>
<td>0100 0R0B 0000 1111 : 1010 0100 : 11 reg2 reg1 : imm8</td>
</tr>
<tr>
<td>qwordregister by immediate8</td>
<td>0100 1R0B 0000 1111 : 1010 0100 : 11 qwordreg2 qwordreg1 : imm8</td>
</tr>
<tr>
<td>memory by immediate count</td>
<td>0100 0RXB 0000 1111 : 1010 0100 : mod reg r/m : imm8</td>
</tr>
<tr>
<td>memory64 by immediate8</td>
<td>0100 1RXB 0000 1111 : 1010 0100 : mod qwordreg r/m : imm8</td>
</tr>
<tr>
<td>register by CL</td>
<td>0100 0R0B 0000 1111 : 1010 0101 : 11 reg2 reg1</td>
</tr>
<tr>
<td>quadregister by CL</td>
<td>0100 1R0B 0000 1111 : 1010 0101 : 11 quadreg2 quadreg1</td>
</tr>
<tr>
<td>memory by CL</td>
<td>0100 00XB 0000 1111 : 1010 0101 : mod reg r/m</td>
</tr>
<tr>
<td>memory64 by CL</td>
<td>0100 1RXB 0000 1111 : 1010 0101 : mod quadreg r/m</td>
</tr>
<tr>
<td><strong>SHR – Shift Right</strong></td>
<td></td>
</tr>
<tr>
<td>register by 1</td>
<td>0100 000B 1101 000w : 11 101 reg</td>
</tr>
<tr>
<td>byteregister by 1</td>
<td>0100 000B 1101 0000 : 11 101 bytereg</td>
</tr>
<tr>
<td>qwordregister by 1</td>
<td>0100 100B 1101 0001 : 11 101 qwordreg</td>
</tr>
<tr>
<td>memory by 1</td>
<td>0100 00XB 1101 000w : mod 101 r/m</td>
</tr>
<tr>
<td>memory8 by 1</td>
<td>0100 00XB 1101 0000 : mod 101 r/m</td>
</tr>
<tr>
<td>memory64 by 1</td>
<td>0100 10XB 1101 0001 : mod 101 r/m</td>
</tr>
<tr>
<td>register by CL</td>
<td>0100 000B 1101 001w : 11 101 reg</td>
</tr>
<tr>
<td>byteregister by CL</td>
<td>0100 000B 1101 0010 : 11 101 bytereg</td>
</tr>
<tr>
<td>qwordregister by CL</td>
<td>0100 100B 1101 0011 : 11 101 qwordreg</td>
</tr>
</tbody>
</table>
### Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>memory by CL</td>
<td>0100 00XB 1101 001 w : mod 101 r/m</td>
</tr>
<tr>
<td>memory8 by CL</td>
<td>0100 00XB 1101 0010 : mod 101 r/m</td>
</tr>
<tr>
<td>memory64 by CL</td>
<td>0100 10XB 1101 0011 : mod 101 r/m</td>
</tr>
<tr>
<td>register by immediate count</td>
<td>0100 000B 1100 000 w : 11 101 reg : imm8</td>
</tr>
<tr>
<td>byteregister by immediate count</td>
<td>0100 000B 1100 0000 : 11 101 reg : imm8</td>
</tr>
<tr>
<td>qwordregister by immediate count</td>
<td>0100 100B 1100 0001 : 11 101 reg : imm8</td>
</tr>
<tr>
<td>memory by immediate count</td>
<td>0100 00XB 1100 000 w : mod 101 r/m : imm8</td>
</tr>
<tr>
<td>memory8 by immediate count</td>
<td>0100 00XB 1100 0000 : mod 101 r/m : imm8</td>
</tr>
<tr>
<td>memory64 by immediate count</td>
<td>0100 10XB 1100 0001 : mod 101 r/m : imm8</td>
</tr>
<tr>
<td><strong>SHRD – Double Precision Shift Right</strong></td>
<td></td>
</tr>
<tr>
<td>register by immediate count</td>
<td>0100 0R0B 0000 1111 : 1010 1100 : 11 reg2 reg1 : imm8</td>
</tr>
<tr>
<td>qwordregister by immediate8</td>
<td>0100 1R0B 0000 1111 : 1010 1100 : 11 qwordreg2 qwordreg1 : imm8</td>
</tr>
<tr>
<td>memory by immediate count</td>
<td>0100 00XB 0000 1111 : 1010 1100 : mod reg r/m : imm8</td>
</tr>
<tr>
<td>memory64 by immediate8</td>
<td>0100 1RXB 0000 1111 : 1010 1100 : mod qwordreg r/m : imm8</td>
</tr>
<tr>
<td>register by CL</td>
<td>0100 000B 0000 1111 : 1010 1101 : 11 reg2 reg1</td>
</tr>
<tr>
<td>qwordregister by CL</td>
<td>0100 1R0B 0000 1111 : 1010 1101 : 11 qwordreg2 qwordreg1</td>
</tr>
<tr>
<td>memory by CL</td>
<td>0000 1111 : 1010 1101 : mod reg r/m</td>
</tr>
<tr>
<td>memory64 by CL</td>
<td>0100 1RXB 0000 1111 : 1010 1101 : mod qwordreg r/m</td>
</tr>
<tr>
<td><strong>SIDT – Store Interrupt Descriptor Table Register</strong></td>
<td>0000 1111 : 0000 0001 : mod8 001 r/m</td>
</tr>
<tr>
<td><strong>SLDT – Store Local Descriptor Table Register</strong></td>
<td></td>
</tr>
<tr>
<td>to register</td>
<td>0100 000B 0000 1111 : 0000 0000 : 11 000 reg</td>
</tr>
<tr>
<td>to memory</td>
<td>0100 00XB 0000 1111 : 0000 0000 : mod 000 r/m</td>
</tr>
</tbody>
</table>
## Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>smsw</strong> – Store Machine Status Word</td>
<td>0100 000B 0000 1111 : 0000 0001 : 11 100 r/m</td>
</tr>
<tr>
<td>to register</td>
<td>0100 000B 0000 1111 : 0000 0001 : 11 100 reg</td>
</tr>
<tr>
<td>to memory</td>
<td>0100 00XB 0000 1111 : 0000 0001 : mod 100 r/m</td>
</tr>
<tr>
<td><strong>STC</strong> – Set Carry Flag</td>
<td>1111 1001</td>
</tr>
<tr>
<td><strong>STD</strong> – Set Direction Flag</td>
<td>1111 1101</td>
</tr>
<tr>
<td><strong>STI</strong> – Set Interrupt Flag</td>
<td>1111 1011</td>
</tr>
<tr>
<td><strong>STOS/STOSB</strong> – Store String Data</td>
<td>1010 101w</td>
</tr>
<tr>
<td>store string data</td>
<td>0100 1000 1010 1011</td>
</tr>
<tr>
<td>store string data (RAX at address RDI)</td>
<td>0100 1000 1010 1011</td>
</tr>
<tr>
<td><strong>STR</strong> – Store Task Register</td>
<td>0100 000B 0000 1111 : 0000 0000 : 11 001 r/m</td>
</tr>
<tr>
<td>to register</td>
<td>0100 000B 0000 1111 : 0000 0000 : 11 001 reg</td>
</tr>
<tr>
<td>to memory</td>
<td>0100 00XB 0000 1111 : 0000 0000 : mod 001 r/m</td>
</tr>
<tr>
<td><strong>SUB</strong> – Integer Subtraction</td>
<td>0100 0R0B 0010 100w : 11 reg1 reg2</td>
</tr>
<tr>
<td>register1 from register2</td>
<td>0100 0R0B 0010 1000 1010 1011 11 qwordreg1 qwordreg2</td>
</tr>
<tr>
<td>byteregister1 from byteregister2</td>
<td>0100 0R0B 0010 1000 11 bytereg1 bytereg2</td>
</tr>
<tr>
<td>qwordregister1 from qwordregister2</td>
<td>0100 1R0B 0010 1000 11 qwordreg1 qwordreg2</td>
</tr>
<tr>
<td>register2 from register1</td>
<td>0100 0R0B 0010 101w : 11 reg1 reg2</td>
</tr>
<tr>
<td>byteregister2 from byteregister1</td>
<td>0100 0R0B 0010 1010 11 bytereg1 bytereg2</td>
</tr>
<tr>
<td>qwordregister2 from qwordregister1</td>
<td>0100 1R0B 0010 1011 11 qwordreg1 qwordreg2</td>
</tr>
<tr>
<td>memory from register</td>
<td>0100 00XB 0010 101w : mod reg r/m</td>
</tr>
<tr>
<td>memory8 from byteregister</td>
<td>0100 0RXB 0010 1010 : mod bytereg r/m</td>
</tr>
<tr>
<td>memory64 from qwordregister</td>
<td>0100 1RXB 0010 1011 : mod qwordreg r/m</td>
</tr>
<tr>
<td>register from memory</td>
<td>0100 0RXB 0010 100w : mod reg r/m</td>
</tr>
</tbody>
</table>
## Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>byteregister from memory8</td>
<td>0100 0RXB 0010 1000 : mod bytereg r/m</td>
</tr>
<tr>
<td>qwordregister from memory8</td>
<td>0100 1RXB 0010 1000 : mod qwordreg r/m</td>
</tr>
<tr>
<td>immediate from register</td>
<td>0100 000B 1000 00sw : 11 101 reg : imm</td>
</tr>
<tr>
<td>immediate8 from byteregister</td>
<td>0100 000B 1000 0000 : 11 101 bytereg : imm8</td>
</tr>
<tr>
<td>immediate32 from qwordregister</td>
<td>0100 100B 1000 0001 : 11 101 qwordreg : imm32</td>
</tr>
<tr>
<td>immediate8 from qwordregister</td>
<td>0100 100B 1000 0011 : 11 101 qwordreg : imm8</td>
</tr>
<tr>
<td>immediate from AL, AX, or EAX</td>
<td>0100 000B 0010 110w : imm</td>
</tr>
<tr>
<td>immediate32 from RAX</td>
<td>0100 1000 0010 1101 : imm32</td>
</tr>
<tr>
<td>immediate from memory</td>
<td>0100 00XB 1000 00sw : mod 101 r/m : imm</td>
</tr>
<tr>
<td>immediate8 from memory8</td>
<td>0100 00XB 1000 0000 : mod 101 r/m : imm8</td>
</tr>
<tr>
<td>immediate32 from memory64</td>
<td>0100 10XB 1000 0001 : mod 101 r/m : imm32</td>
</tr>
<tr>
<td>immediate8 from memory64</td>
<td>0100 10XB 1000 0011 : mod 101 r/m : imm8</td>
</tr>
</tbody>
</table>

**SWAPGS – Swap GS Base Register**

- GS base register value for value in MSR C0000102H
  - 0000 1111 0000 0001 [this one incomplete]

**SYSCALL – Fast System Call**

- fast call to privilege level 0 system procedures
  - 0000 1111 0000 0101

**SYSRET – Return From Fast System Call**

- return from fast system call
  - 0000 1111 0000 0111

**TEST – Logical Compare**

- register1 and register2
  - 0100 0R0B 1000 010w : 11 reg1 reg2
- byteregister1 and byteregister2
  - 0100 0R0B 1000 0100 : 11 bytereg1 bytereg2
- qwordregister1 and qwordregister2
  - 0100 1R0B 1000 0101 : 11 qwordreg1 qwordreg2
- memory and register
  - 0100 0R0B 1000 010w : mod reg r/m
- memory8 and byteregister
  - 0100 0RXB 1000 0100 : mod bytereg r/m
- memory64 and qwordregister
  - 0100 1RXB 1000 0101 : mod qwordreg r/m
- immediate and register
  - 0100 000B 1111 011w : 11 000 reg : imm
### INSTRUCTION FORMATS AND ENCODINGS

Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>immediate8 and byteregister</td>
<td>0100 000B 1111 0110 : 11 000 bytereg: imm8</td>
</tr>
<tr>
<td>immediate32 and qwordregister</td>
<td>0100 100B 1111 0111 : 11 000 bytereg: imm8</td>
</tr>
<tr>
<td>immediate and AL, AX, or EAX</td>
<td>0100 000B 1010 100w : imm</td>
</tr>
<tr>
<td>immediate32 and RAX</td>
<td>0100 1000 1010 1001 : imm32</td>
</tr>
<tr>
<td>immediate and memory</td>
<td>0100 00XB 1111 011w : mod 000 r/m : imm</td>
</tr>
<tr>
<td>immediate8 and memory8</td>
<td>0100 1000 1111 0110 : mod 000 r/m : imm8</td>
</tr>
<tr>
<td>immediate32 and memory64</td>
<td>0100 1000 1111 011w : mod 000 r/m : imm32</td>
</tr>
<tr>
<td>UD2 – Undefined instruction</td>
<td>0000 FFFF : 0000 1011</td>
</tr>
<tr>
<td>VERR – Verify a Segment for Reading</td>
<td>0100 000B 0000 1111 : 0000 0000 : 11 101 reg</td>
</tr>
<tr>
<td>VERW – Verify a Segment for Writing</td>
<td>0100 000B 0000 1111 : 0000 0000 : mod 101 r/m</td>
</tr>
<tr>
<td>WAIT – Wait</td>
<td>1001 1011</td>
</tr>
<tr>
<td>WBINVD – Writeback and Invalidate Data Cache</td>
<td>0000 1111 : 0000 1001</td>
</tr>
<tr>
<td>WRMSR – Write to Model-Specific Register</td>
<td>0000 1111 : 0011 0000</td>
</tr>
<tr>
<td>write EDX:EAX to ECX specified MSR</td>
<td>0100 1000 0000 1111 : 0011 0000</td>
</tr>
<tr>
<td>write RDX[31:0]:RAX[31:0] to RCX specified MSR</td>
<td>0100 1000 0000 1111 : 0011 0000</td>
</tr>
<tr>
<td>XADD – Exchange and Add</td>
<td>0100 0R0B 0000 1111 : 1100 000w : 11 reg2 reg1</td>
</tr>
<tr>
<td>byteregister1, byteregister2</td>
<td>0100 0R0B 0000 1111 : 1100 0000 : 11 bytereg2 bytereg1</td>
</tr>
<tr>
<td>qwordregister1, qwordregister2</td>
<td>0100 0R0B 0000 1111 : 1100 0001 : 11 qwordreg2 qwordreg1</td>
</tr>
</tbody>
</table>
### Instruction Formats and Encodings

#### Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>memory, register</td>
<td>0100 0RXB 0000 1111 : 1100 000w : mod reg r/m</td>
</tr>
<tr>
<td>memory8, bytereg</td>
<td>0100 1RXB 0000 1111 : 1100 0000 : mod bytereg r/m</td>
</tr>
<tr>
<td>memory64, qwordreg</td>
<td>0100 1RXB 0000 1111 : 1100 0001 : mod qwordreg r/m</td>
</tr>
</tbody>
</table>

**XCHG – Exchange Register/Memory with Register**

- register1 with register2: 1000 011w : 11 reg1 reg2
- AX or EAX with register: 1001 0 reg
- memory with register: 1000 011w : mod reg r/m

**XLAT/XLATB – Table Look-up Translation**

- AL to byte DS:[(E)BX + unsigned AL]: 1101 0111
- AL to byte DS:[RBX + unsigned AL]: 0100 1000 1101 0111

**XOR – Logical Exclusive OR**

- register1 to register2: 0100 0RXB 0011 000w : 11 reg1 reg2
- bytereg1 to bytereg2: 0100 0R0B 0011 0000 : 11 bytereg1 bytereg2
- qwordreg1 to qwordreg2: 0100 1R0B 0011 0001 : 11 qwordreg1 qwordreg2
- register2 to register1: 0100 0R0B 0011 001w : 11 reg1 reg2
- bytereg2 to bytereg1: 0100 0R0B 0011 0010 : 11 bytereg1 bytereg2
- qwordreg2 to qwordreg1: 0100 1R0B 0011 0011 : 11 qwordreg1 qwordreg2
- memory to register: 0100 0RXB 0011 001w : mod reg r/m
- memory8 to bytereg: 0100 0RXB 0011 0010 : mod bytereg r/m
- memory64 to qwordreg: 0100 1RXB 0011 0011 : mod qwordreg r/m
- register to memory: 0100 0RXB 0011 000w : mod reg r/m
- bytereg to memory8: 0100 0RXB 0011 0000 : mod bytereg r/m
- qwordreg to memory8: 0100 1RXB 0011 0001 : mod qwordreg r/m
- immediate to register: 0100 000B 1000 00sw : 11 110 reg : imm
### Table B-15. General Purpose Instruction Formats and Encodings for 64-Bit Mode (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>immediate8 to byteregister</td>
<td>0100 000B 1000 0000 : 11 110 bytereg : imm8</td>
</tr>
<tr>
<td>immediate32 to qwordregister</td>
<td>0100 100B 1000 0001 : 11 110 qwordreg : imm32</td>
</tr>
<tr>
<td>immediate8 to qwordregister</td>
<td>0100 100B 1000 0011 : 11 110 qwordreg : imm8</td>
</tr>
<tr>
<td>immediate to AL, AX, or EAX</td>
<td>0100 000B 0011 010w : imm</td>
</tr>
<tr>
<td>immediate to RAX</td>
<td>0100 1000 0011 0101 : immediate data</td>
</tr>
<tr>
<td>immediate to memory</td>
<td>0100 00XB 1000 00sw : mod 110 r/m : imm</td>
</tr>
<tr>
<td>immediate8 to memory8</td>
<td>0100 00XB 1000 0000 : mod 110 r/m : imm8</td>
</tr>
<tr>
<td>immediate32 to memory64</td>
<td>0100 10XB 1000 0001 : mod 110 r/m : imm32</td>
</tr>
<tr>
<td>immediate8 to memory64</td>
<td>0100 10XB 1000 0011 : mod 110 r/m : imm8</td>
</tr>
</tbody>
</table>

**Prefix Bytes**

<table>
<thead>
<tr>
<th>Prefix Bytes</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>address size</td>
<td>0110 0111</td>
</tr>
<tr>
<td>LOCK</td>
<td>1111 0000</td>
</tr>
<tr>
<td>operand size</td>
<td>0110 0110</td>
</tr>
<tr>
<td>CS segment override</td>
<td>0010 1110</td>
</tr>
<tr>
<td>DS segment override</td>
<td>0011 1110</td>
</tr>
<tr>
<td>ES segment override</td>
<td>0010 0110</td>
</tr>
<tr>
<td>FS segment override</td>
<td>0110 0100</td>
</tr>
<tr>
<td>GS segment override</td>
<td>0110 0101</td>
</tr>
<tr>
<td>SS segment override</td>
<td>0011 0110</td>
</tr>
</tbody>
</table>
### B.3 PENTIUM® PROCESSOR FAMILY INSTRUCTION FORMATS AND ENCODINGS

The following table shows formats and encodings introduced by the Pentium processor family.

#### Table B-16. Pentium Processor Family Instruction Formats and Encodings, Non-64-Bit Modes

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMPXCHG8B – Compare and Exchange 8 Bytes</td>
<td>EDX:EAX with memory64 0000 1111 : 1100 0111 : mod 001 r/m</td>
</tr>
</tbody>
</table>

#### Table B-17. Pentium Processor Family Instruction Formats and Encodings, 64-Bit Mode

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMPXCHG8B/CMPXCHG16B – Compare and Exchange Bytes</td>
<td>EDX:EAX with memory64 0000 1111 : 1100 0111 : mod 001 r/m</td>
</tr>
<tr>
<td>RDX:RAX with memory128</td>
<td>0100 10XB 0000 1111 : 1100 0111 : mod 001 r/m</td>
</tr>
</tbody>
</table>
INSTRUCTION FORMATS AND ENCODINGS

B.4 64-BIT MODE INSTRUCTION ENCODINGS FOR SIMD INSTRUCTION EXTENSIONS

Non-64-bit mode instruction encodings for MMX Technology, SSE, SSE2, and SSE3 are covered by applying these rules to Table B-19 through Table B-30. Table B-32 lists special encodings (instructions that do not follow the rules below).

1. The REX instruction has no effect:
   - On immediates
   - If both operands are MMX registers
   - On MMX registers and XMM registers
   - If an MMX register is encoded in the reg field of the ModR/M byte

2. If a memory operand is encoded in the r/m field of the ModR/M byte, REX.X and REX.B may be used for encoding the memory operand.

3. If a general-purpose register is encoded in the r/m field of the ModR/M byte, REX.B may be used for register encoding and REX.W may be used to encode the 64-bit operand size.

4. If an XMM register operand is encoded in the reg field of the ModR/M byte, REX.R may be used for register encoding. If an XMM register operand is encoded in the r/m field of the ModR/M byte, REX.B may be used for register encoding.

B.5 MMX INSTRUCTION FORMATS AND ENCODINGS

MMX instructions, except the EMMS instruction, use a format similar to the 2-byte Intel Architecture integer format. Details of subfield encodings within these formats are presented below.

B.5.1 Granularity Field (gg)

The granularity field (gg) indicates the size of the packed operands that the instruction is operating on. When this field is used, it is located in bits 1 and 0 of the second opcode byte. Table B-18 shows the encoding of the gg field.

<table>
<thead>
<tr>
<th>gg</th>
<th>Granularity of Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Packed Bytes</td>
</tr>
<tr>
<td>01</td>
<td>Packed Words</td>
</tr>
<tr>
<td>10</td>
<td>Packed Doublewords</td>
</tr>
<tr>
<td>11</td>
<td>Quadword</td>
</tr>
</tbody>
</table>
B.5.2  MMX Technology and General-Purpose Register Fields
(mmreg and reg)

When MMX technology registers (mmxreg) are used as operands, they are encoded
in the ModR/M byte in the reg field (bits 5, 4, and 3) and/or the R/M field (bits 2, 1,
and 0).

If an MMX instruction operates on a general-purpose register (reg), the register is
encoded in the R/M field of the ModR/M byte.

B.5.3  MMX Instruction Formats and Encodings Table

Table B-19 shows the formats and encodings of the integer instructions.

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>EMMS - Empty MMX technology state</strong></td>
<td>0000 1111:0111 0111 0111</td>
</tr>
<tr>
<td><strong>MOVD - Move doubleword</strong></td>
<td></td>
</tr>
<tr>
<td>reg to mmreg</td>
<td>0000 1111:0110 1110: 11 mmxreg reg</td>
</tr>
<tr>
<td>reg from mmxreg</td>
<td>0000 1111:0111 1110: 11 mmxreg reg</td>
</tr>
<tr>
<td>mem to mmxreg</td>
<td>0000 1111:0110 1110: mod mmxreg r/m</td>
</tr>
<tr>
<td>mem from mmxreg</td>
<td>0000 1111:0111 1110: mod mmxreg r/m</td>
</tr>
<tr>
<td><strong>MOVQ - Move quadword</strong></td>
<td></td>
</tr>
<tr>
<td>mmxreg2 to mmxreg1</td>
<td>0000 1111:0110 1111: 11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>mmxreg2 from mmxreg1</td>
<td>0000 1111:0111 1111: 11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>mem to mmxreg</td>
<td>0000 1111:0110 1111: mod mmxreg r/m</td>
</tr>
<tr>
<td>mem from mmxreg</td>
<td>0000 1111:0111 1111: mod mmxreg r/m</td>
</tr>
<tr>
<td><strong>PACKSSDW1 - Pack dword to word data</strong></td>
<td></td>
</tr>
<tr>
<td>(signed with saturation)</td>
<td></td>
</tr>
<tr>
<td>mmxreg2 to mmxreg1</td>
<td>0000 1111:0110 1011: 11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>memory to mmxreg</td>
<td>0000 1111:0110 1011: mod mmxreg r/m</td>
</tr>
<tr>
<td><strong>PACKSSWB1 - Pack word to byte data</strong></td>
<td></td>
</tr>
<tr>
<td>(signed with saturation)</td>
<td></td>
</tr>
<tr>
<td>mmxreg2 to mmxreg1</td>
<td>0000 1111:0111 0011: 11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>memory to mmxreg</td>
<td>0000 1111:0111 0011: mod mmxreg r/m</td>
</tr>
<tr>
<td><strong>PACKUSWB1 - Pack word to byte data</strong></td>
<td></td>
</tr>
<tr>
<td>(unsigned with saturation)</td>
<td></td>
</tr>
<tr>
<td>mmxreg2 to mmxreg1</td>
<td>0000 1111:0110 0111: 11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>Instruction and Format</td>
<td>Encoding</td>
</tr>
<tr>
<td>------------------------</td>
<td>----------</td>
</tr>
<tr>
<td>memory to mmxreg</td>
<td>0000 1111:0110 0111: mod mmxreg r/m</td>
</tr>
<tr>
<td><strong>PADD</strong> – Add with wrap-around</td>
<td></td>
</tr>
<tr>
<td>mmxreg2 to mmxreg1</td>
<td>0000 1111:1111 11gg:11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>memory to mmxreg</td>
<td>0000 1111:1111 11gg: mod mmxreg r/m</td>
</tr>
<tr>
<td><strong>PADDS</strong> – Add signed with saturation</td>
<td></td>
</tr>
<tr>
<td>mmxreg2 to mmxreg1</td>
<td>0000 1111:1110 11gg:11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>memory to mmxreg</td>
<td>0000 1111:1110 11gg: mod mmxreg r/m</td>
</tr>
<tr>
<td><strong>PADDUS</strong> – Add unsigned with saturation</td>
<td></td>
</tr>
<tr>
<td>mmxreg2 to mmxreg1</td>
<td>0000 1111:1101 11gg:11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>memory to mmxreg</td>
<td>0000 1111:1101 11gg: mod mmxreg r/m</td>
</tr>
<tr>
<td><strong>PAND</strong> – Bitwise And</td>
<td></td>
</tr>
<tr>
<td>mmxreg2 to mmxreg1</td>
<td>0000 1111:1101 1011:11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>memory to mmxreg</td>
<td>0000 1111:1101 1011: mod mmxreg r/m</td>
</tr>
<tr>
<td><strong>PANDN</strong> – Bitwise AndNot</td>
<td></td>
</tr>
<tr>
<td>mmxreg2 to mmxreg1</td>
<td>0000 1111:1101 1111:11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>memory to mmxreg</td>
<td>0000 1111:1101 1111: mod mmxreg r/m</td>
</tr>
<tr>
<td><strong>PCMPEQ</strong> – Packed compare for equality</td>
<td></td>
</tr>
<tr>
<td>mmxreg1 with mmxreg2</td>
<td>0000 1111:0111 01gg:11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>mmxreg with memory</td>
<td>0000 1111:0111 01gg: mod mmxreg r/m</td>
</tr>
<tr>
<td><strong>PCMPGT</strong> – Packed compare greater (signed)</td>
<td></td>
</tr>
<tr>
<td>mmxreg1 with mmxreg2</td>
<td>0000 1111:0110 01gg:11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>mmxreg with memory</td>
<td>0000 1111:0110 01gg: mod mmxreg r/m</td>
</tr>
<tr>
<td><strong>PMADDWD</strong> – Packed multiply add</td>
<td></td>
</tr>
<tr>
<td>mmxreg2 to mmxreg1</td>
<td>0000 1111:1111 0101:11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>memory to mmxreg</td>
<td>0000 1111:1111 0101: mod mmxreg r/m</td>
</tr>
<tr>
<td><strong>PMULHUW</strong> – Packed multiplication, store high word (unsigned)</td>
<td></td>
</tr>
<tr>
<td>mmxreg2 to mmxreg1</td>
<td>0000 1111:1110 0100:11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>memory to mmxreg</td>
<td>0000 1111:1110 0100: mod mmxreg r/m</td>
</tr>
<tr>
<td>Instruction and Format</td>
<td>Encoding</td>
</tr>
<tr>
<td>------------------------</td>
<td>----------</td>
</tr>
<tr>
<td><strong>PMULHW</strong> – Packed multiplication, store high word</td>
<td>0000 1111:1110 0101: 11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>mmxreg2 to mmxreg1</td>
<td>0000 1111:1110 0101: mod mmxreg r/m</td>
</tr>
<tr>
<td>memory to mmxreg</td>
<td>0000 1111:1110 0101: mod mmxreg r/m</td>
</tr>
<tr>
<td><strong>PMULLW</strong> – Packed multiplication, store low word</td>
<td>0000 1111:1101 0101: 11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>mmxreg2 to mmxreg1</td>
<td>0000 1111:1101 0101: mod mmxreg r/m</td>
</tr>
<tr>
<td>memory to mmxreg</td>
<td>0000 1111:1101 0101: mod mmxreg r/m</td>
</tr>
<tr>
<td><strong>POR</strong> – Bitwise Or</td>
<td>0000 1111:1110 1011: 11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>mmxreg2 to mmxreg1</td>
<td>0000 1111:1110 1011: mod mmxreg r/m</td>
</tr>
<tr>
<td>memory to mmxreg</td>
<td>0000 1111:1110 1011: mod mmxreg r/m</td>
</tr>
<tr>
<td><strong>PSLL</strong> – Packed shift left logical</td>
<td>0000 1111:1111 00gg: 11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>mmxreg1 by mmxreg2</td>
<td>0000 1111:1111 00gg: mod mmxreg r/m</td>
</tr>
<tr>
<td>mmxreg by memory</td>
<td>0000 1111:1111 00gg: mod mmxreg r/m</td>
</tr>
<tr>
<td>mmxreg by immediate</td>
<td>0000 1111:0111 00gg: 11 110 mmxreg: imm8 data</td>
</tr>
<tr>
<td><strong>PSRA</strong> – Packed shift right arithmetic</td>
<td>0000 1111:1111 10gg: 11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>mmxreg1 by mmxreg2</td>
<td>0000 1111:1111 10gg: mod mmxreg r/m</td>
</tr>
<tr>
<td>mmxreg by memory</td>
<td>0000 1111:1111 10gg: mod mmxreg r/m</td>
</tr>
<tr>
<td>mmxreg by immediate</td>
<td>0000 1111:0111 00gg: 11 100 mmxreg: imm8 data</td>
</tr>
<tr>
<td><strong>PSRL</strong> – Packed shift right logical</td>
<td>0000 1111:1111 10gg: 11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>mmxreg1 by mmxreg2</td>
<td>0000 1111:1111 10gg: mod mmxreg r/m</td>
</tr>
<tr>
<td>mmxreg by memory</td>
<td>0000 1111:1111 10gg: mod mmxreg r/m</td>
</tr>
<tr>
<td>mmxreg by immediate</td>
<td>0000 1111:0111 00gg: 11 010 mmxreg: imm8 data</td>
</tr>
<tr>
<td><strong>PSUB</strong> – Subtract with wrap-around</td>
<td>0000 1111:1111 10gg: 11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>mmxreg2 from mmxreg1</td>
<td>0000 1111:1111 10gg: mod mmxreg r/m</td>
</tr>
<tr>
<td>memory from mmxreg</td>
<td>0000 1111:1111 10gg: mod mmxreg r/m</td>
</tr>
<tr>
<td><strong>PSUBS</strong> – Subtract signed with saturation</td>
<td>0000 1111:1111 10gg: 11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>mmxreg2 from mmxreg1</td>
<td>0000 1111:1111 10gg: mod mmxreg r/m</td>
</tr>
<tr>
<td>memory from mmxreg</td>
<td>0000 1111:1111 10gg: mod mmxreg r/m</td>
</tr>
</tbody>
</table>
### Table B-19. MMX Instruction Formats and Encodings (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PSUBUS – Subtract unsigned with saturation</strong></td>
<td></td>
</tr>
<tr>
<td>mmxreg2 from mmxreg1</td>
<td>0000 1111:1101 10gg: 11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>memory from mmxreg</td>
<td>0000 1111:1101 10gg: mod mmxreg r/m</td>
</tr>
<tr>
<td><strong>PUNPCKH – Unpack high data to next larger type</strong></td>
<td></td>
</tr>
<tr>
<td>mmxreg2 to mmxreg1</td>
<td>0000 1111:0110 10gg: 11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>memory to mmxreg</td>
<td>0000 1111:0110 10gg: mod mmxreg r/m</td>
</tr>
<tr>
<td><strong>PUNPCKL – Unpack low data to next larger type</strong></td>
<td></td>
</tr>
<tr>
<td>mmxreg2 to mmxreg1</td>
<td>0000 1111:0110 00gg: 11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>memory to mmxreg</td>
<td>0000 1111:0110 00gg: mod mmxreg r/m</td>
</tr>
<tr>
<td><strong>PXOR – Bitwise Xor</strong></td>
<td></td>
</tr>
<tr>
<td>mmxreg2 to mmxreg1</td>
<td>0000 1111:1110 1111: 11 mmxreg1 mmxreg2</td>
</tr>
<tr>
<td>memory to mmxreg</td>
<td>0000 1111:1110 1111: mod mmxreg r/m</td>
</tr>
</tbody>
</table>

**NOTES:**
1. The pack instructions perform saturation from signed packed data of one type to signed or unsigned data of the next smaller type.
2. The format of the shift instructions has one additional format to support shifting by immediate shift-counts. The shift operations are not supported equally for all data types.
B.6 P6 FAMILY INSTRUCTION FORMATS AND ENCODINGS

Table B-20 shows the formats and encodings for several instructions that were introduced into the IA-32 architecture in the P6 family processors.

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOVcc – Conditional Move</td>
<td>0000 1111: 0100 tttn : 11 reg1 reg2</td>
</tr>
<tr>
<td>CMOVcc – Conditional Move</td>
<td>0000 1111: 0100 tttn : mod reg r/m</td>
</tr>
<tr>
<td>FCMOVcc – Conditional Move on EFLAG Register Condition Codes</td>
<td>11011 010 : 11 000 ST(i)</td>
</tr>
<tr>
<td>move if below (B)</td>
<td>11011 010 : 11 001 ST(i)</td>
</tr>
<tr>
<td>move if equal (E)</td>
<td>11011 010 : 11 010 ST(i)</td>
</tr>
<tr>
<td>move if below or equal (BE)</td>
<td>11011 010 : 11 011 ST(i)</td>
</tr>
<tr>
<td>move if unordered (U)</td>
<td>11011 010 : 11 011 ST(i)</td>
</tr>
<tr>
<td>move if not below (NB)</td>
<td>11011 011 : 11 000 ST(i)</td>
</tr>
<tr>
<td>move if not equal (NE)</td>
<td>11011 011 : 11 001 ST(i)</td>
</tr>
<tr>
<td>move if not below or equal (NBE)</td>
<td>11011 011 : 11 010 ST(i)</td>
</tr>
<tr>
<td>move if not unordered (NU)</td>
<td>11011 011 : 11 011 ST(i)</td>
</tr>
<tr>
<td>FXCOMI – Compare Real and Set EFLAGS</td>
<td>11011 011 : 11 110 ST(i)</td>
</tr>
<tr>
<td>FXRSTOR – Restore x87 FPU, MMX, SSE, and SSE2 State ¹</td>
<td>0000 1111:1010 1110: mod 001 r/m</td>
</tr>
<tr>
<td>FXSAVE – Save x87 FPU, MMX, SSE, and SSE2 State ¹</td>
<td>0000 1111:1010 1110: mod 000 r/m</td>
</tr>
<tr>
<td>SYSENTER – Fast System Call</td>
<td>0000 1111:0011 0100</td>
</tr>
<tr>
<td>SYSEXIT – Fast Return from Fast System Call</td>
<td>0000 1111:0011 0101</td>
</tr>
</tbody>
</table>

NOTES:
1. For FXSAVE and FXRSTOR, “mod = 11” is reserved.
B.7 SSE INSTRUCTION FORMATS AND ENCODINGS

The SSE instructions use the ModR/M format and are preceded by the 0FH prefix byte. In general, operations are not duplicated to provide two directions (that is, separate load and store variants).

The following three tables (Tables B-21, B-22, and B-23) show the formats and encodings for the SSE SIMD floating-point, SIMD integer, and cacheability and memory ordering instructions, respectively. Some SSE instructions require a mandatory prefix (66H, F2H, F3H) as part of the two-byte opcode. Mandatory prefixes are included in the tables.

### Table B-21. Formats and Encodings of SSE Floating-Point Instructions

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDPS—Add Packed Single-Precision Floating-Point Values</td>
<td>0000 1111:0101 1000:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0101 1000: mod xmmreg r/m</td>
</tr>
<tr>
<td>ADDSS—Add Scalar Single-Precision Floating-Point Values</td>
<td>1111 0011:0000 1111:01011000:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0011:0000 1111:01011000: mod xmmreg r/m</td>
</tr>
<tr>
<td>ANDNPS—Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values</td>
<td>0000 1111:0101 0101:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0101 0101: mod xmmreg r/m</td>
</tr>
<tr>
<td>ANDPS—Bitwise Logical AND of Packed Single-Precision Floating-Point Values</td>
<td>0000 1111:0101 0100:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0101 0100: mod xmmreg r/m</td>
</tr>
<tr>
<td>CMPPS—Compare Packed Single-Precision Floating-Point Values</td>
<td>0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8</td>
</tr>
<tr>
<td>mem to xmmreg, imm8</td>
<td>0000 1111:1100 0010: mod xmmreg r/m: imm8</td>
</tr>
<tr>
<td>CMPSS—Compare Scalar Single-Precision Floating-Point Values</td>
<td>1111 0011:0000 1111:1100 0010:11 xmmreg1 xmmreg2: imm8</td>
</tr>
</tbody>
</table>
### Table B-21. Formats and Encodings of SSE Floating-Point Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>mem to xmmreg, imm8</td>
<td>1111 0011:0000 1111:1100 0010: mod xmmreg r/m:imm8</td>
</tr>
<tr>
<td>COMISS—Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0000 1111:0010 1111:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0010 1111: mod xmmreg r/m</td>
</tr>
<tr>
<td>CVTPI2PS—Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>mmreg to xmmreg</td>
<td>0000 1111:0010 1010:11 mmreg1 xmmreg1</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0010 1010: mod xmmreg r/m</td>
</tr>
<tr>
<td>CVTPS2PI—Convert Packed Single-Precision Floating-Point Values to Packed Doubleword Integers</td>
<td></td>
</tr>
<tr>
<td>xmmreg to mmreg</td>
<td>0000 1111:0010 1101:11 mmreg1 xmmreg1</td>
</tr>
<tr>
<td>mem to mmreg</td>
<td>0000 1111:0010 1101: mod mmreg r/m</td>
</tr>
<tr>
<td>CVTSS2SI—Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value</td>
<td></td>
</tr>
<tr>
<td>r32 to xmmreg</td>
<td>1111 0011:0000 1111:00101010:11 xmmreg r32</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0011:0000 1111:00101010: mod xmmreg r/m</td>
</tr>
<tr>
<td>CVTSS2SI—Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer</td>
<td></td>
</tr>
<tr>
<td>xmmreg to r32</td>
<td>1111 0011:0000 1111:0010 1101:11 r32 xmmreg</td>
</tr>
<tr>
<td>mem to r32</td>
<td>1111 0011:0000 1111:0010 1101: mod r32 r/m</td>
</tr>
<tr>
<td>CVTTPS2PI—Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Doubleword Integers</td>
<td></td>
</tr>
<tr>
<td>xmmreg to mmreg</td>
<td>0000 1111:0010 1100:11 mmreg1 xmmreg1</td>
</tr>
<tr>
<td>mem to mmreg</td>
<td>0000 1111:0010 1100: mod mmreg r/m</td>
</tr>
<tr>
<td>CVTTSS2SI—Convert with Truncation Scalar Single-Precision Floating-Point Value to Doubleword Integer</td>
<td></td>
</tr>
<tr>
<td>xmmreg to r32</td>
<td>1111 0011:0000 1111:0010 1100:11 r32 xmmreg1</td>
</tr>
</tbody>
</table>
### Instruction Formats and Encodings

Table B-21. Formats and Encodings of SSE Floating-Point Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>mem to r32</td>
<td>1111 0011:0000 1111:0010 1100: mod r32 r/m</td>
</tr>
<tr>
<td><strong>DIVPS</strong>—Divide Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0000 1111:0101 1110:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0101 1110: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>DIVSS</strong>—Divide Scalar Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0000 1111:0101 1110:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0011:0000 1111:0101 1110: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>LDMXCSR</strong>—Load MXCSR Register State</td>
<td></td>
</tr>
<tr>
<td>m32 to MXCSR</td>
<td>0000 1111:1010 1110:mod^ 010 mem</td>
</tr>
<tr>
<td><strong>MAXPS</strong>—Return Maximum Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0000 1111:0101 1111:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0101 1111: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>MAXSS</strong>—Return Maximum Scalar Double-Precision Floating-Point Value</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0000 1111:0101 1101:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0011:0000 1111:0101 1111: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>MINPS</strong>—Return Minimum Packed Double-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0000 1111:0101 1101:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0101 1101: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>MINSS</strong>—Return Minimum Scalar Double-Precision Floating-Point Value</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>1111 0011:0000 1111:0101 1101:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0011:0000 1111:0101 1101: mod xmmreg r/m</td>
</tr>
</tbody>
</table>
### Table B-21. Formats and Encodings of SSE Floating-Point Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOVAPPS—Move Aligned Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>0000 1111:0010 1000:11 xmmreg2 xmmreg1</td>
</tr>
<tr>
<td>mem to xmmreg1</td>
<td>0000 1111:0010 1000: mod xmmreg r/m</td>
</tr>
<tr>
<td>xmmreg1 to xmmreg2</td>
<td>0000 1111:0010 1001:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>xmmreg1 to mem</td>
<td>0000 1111:0010 1001: mod xmmreg r/m</td>
</tr>
<tr>
<td>MOVHLPS—Move Packed Single-Precision Floating-Point Values High to Low</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0000 1111:0001 0010:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>MOVHPS—Move High Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0001 0110: mod xmmreg r/m</td>
</tr>
<tr>
<td>xmmreg to mem</td>
<td>0000 1111:0001 0111: mod xmmreg r/m</td>
</tr>
<tr>
<td>MOVLHPS—Move Packed Single-Precision Floating-Point Values Low to High</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0000 1111:00010110:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>MOVLPS—Move Low Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0001 0010: mod xmmreg r/m</td>
</tr>
<tr>
<td>xmmreg to mem</td>
<td>0000 1111:0001 0011: mod xmmreg r/m</td>
</tr>
<tr>
<td>MOVMSKPS—Extract Packed Single-Precision Floating-Point Sign Mask</td>
<td></td>
</tr>
<tr>
<td>xmmreg to r32</td>
<td>0000 1111:0101 0000:11 r32 xmmreg</td>
</tr>
<tr>
<td>MOVSS—Move Scalar Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>1111 0011:0000 1111:0001 0000:11 xmmreg2 xmmreg1</td>
</tr>
<tr>
<td>mem to xmmreg1</td>
<td>1111 0011:0000 1111:0001 0000: mod xmmreg r/m</td>
</tr>
<tr>
<td>xmmreg1 to xmmreg2</td>
<td>1111 0011:0000 1111:0001 0001:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>xmmreg1 to mem</td>
<td>1111 0011:0000 1111:0001 0001: mod xmmreg r/m</td>
</tr>
</tbody>
</table>
### Table B-21. Formats and Encodings of SSE Floating-Point Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOVUPS—Move Unaligned Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>0000 1111:0001 0000:11 xmmreg2 xmmreg1</td>
</tr>
<tr>
<td>mem to xmmreg1</td>
<td>0000 1111:0001 0000: mod xmmreg r/m</td>
</tr>
<tr>
<td>xmmreg1 to xmmreg2</td>
<td>0000 1111:0001 0001:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>xmmreg1 to mem</td>
<td>0000 1111:0001 0001: mod xmmreg r/m</td>
</tr>
<tr>
<td>MULPS—Multiply Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0000 1111:0101 1001:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0101 1001: mod xmmreg r/m</td>
</tr>
<tr>
<td>MULSS—Multiply Scalar Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>1111 0011:0000 1111:0101 1001:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0011:0000 1111:0101 1001: mod xmmreg r/m</td>
</tr>
<tr>
<td>ORPS—Bitwise Logical OR of Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0000 1111:0101 0110:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0101 0110 mod xmmreg r/m</td>
</tr>
<tr>
<td>RCPSS—Compute Reciprocals of Scalar Single-Precision Floating-Point Value</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0000 1111:0101 0011:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0101 0011: mod xmmreg r/m</td>
</tr>
<tr>
<td>RCPSTS—Compute Reciprocals of Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>1111 0011:0000 1111:01010011:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0011:0000 1111:01010011: mod xmmreg r/m</td>
</tr>
<tr>
<td>RSQRTPS—Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0000 1111:0101 0010:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0101 0010 mod xmmreg r/m</td>
</tr>
<tr>
<td>Instruction and Format</td>
<td>Encoding</td>
</tr>
<tr>
<td>------------------------</td>
<td>----------</td>
</tr>
<tr>
<td><strong>RSQRTSS</strong>—Compute Reciprocals of Square Roots of Scalar Single-Precision Floating-Point Value</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>1111 0011:0000 1111:0101 0010:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0011:0000 1111:0101 0010 mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>SHUFPS</strong>—Shuffle Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg, imm8</td>
<td>0000 1111:1100 0110:11 xmmreg1 xmmreg2: imm8</td>
</tr>
<tr>
<td>mem to xmmreg, imm8</td>
<td>0000 1111:1100 0110: mod xmmreg r/m: imm8</td>
</tr>
<tr>
<td><strong>SQRTPS</strong>—Compute Square Roots of Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0000 1111:0101 0001:11 xmmreg1 xmmreg 2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0101 0001 mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>SQRTSS</strong>—Compute Square Root of Scalar Single-Precision Floating-Point Value</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>1111 0011:0000 1111:0101 0001:11 xmmreg1 xmmreg 2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0011:0000 1111:0101 0001:mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>STMXCSR</strong>—Store MXCSR Register State</td>
<td></td>
</tr>
<tr>
<td>MXCSR to mem</td>
<td>0000 1111:1010 1110:modA 011 mem</td>
</tr>
<tr>
<td><strong>SUBPS</strong>—Subtract Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0000 1111:0101 1100:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0101 1100:mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>SUBSS</strong>—Subtract Scalar Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>1111 0011:0000 1111:0101 1100:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0011:0000 1111:0101 1100:mod xmmreg r/m</td>
</tr>
</tbody>
</table>
### INSTRUCTION FORMATS AND ENCODINGS

#### Table B-21. Formats and Encodings of SSE Floating-Point Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>UCOMISS</strong>—Unordered Compare Ordered Single-Precision Floating-Point Values and Set EFLAGS</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0000 1111:0010 1110:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0010 1110 mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>UNPCKHPS</strong>—Unpack and Interleave High Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0000 1111:0001 0101:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0001 0101 mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>UNPCKLPS</strong>—Unpack and Interleave Low Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0000 1111:0100 1111:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0100 1111 mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>XORPS</strong>—Bitwise Logical XOR of Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0000 1111:0101 0111:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0101 0111 mod xmmreg r/m</td>
</tr>
</tbody>
</table>

#### Table B-22. Formats and Encodings of SSE Integer Instructions

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PAVGB/PAVGW</strong>—Average Packed Integers</td>
<td></td>
</tr>
<tr>
<td>mmreg to mmreg</td>
<td>0000 1111:1110 0000:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>mem to mmreg</td>
<td>0000 1111:1110 0011:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>mem to mmreg</td>
<td>0000 1111:1110 0000 mod mmreg r/m</td>
</tr>
<tr>
<td>mem to mmreg</td>
<td>0000 1111:1110 0011 mod mmreg r/m</td>
</tr>
<tr>
<td><strong>PEXTRW</strong>—Extract Word</td>
<td></td>
</tr>
<tr>
<td>mmreg to reg32, imm8</td>
<td>0000 1111:1100 0101:11 r32 mmreg: imm8</td>
</tr>
<tr>
<td><strong>PINSRW</strong>—Insert Word</td>
<td></td>
</tr>
<tr>
<td>reg32 to mmreg, imm8</td>
<td>0000 1111:1100 0100:11 mmreg32: imm8</td>
</tr>
<tr>
<td>m16 to mmreg, imm8</td>
<td>0000 1111:1100 0100 mod mmreg r/m: imm8</td>
</tr>
</tbody>
</table>
### Table B-22. Formats and Encodings of SSE Integer Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PMAXSW</strong>—Maximum of Packed Signed Word Integers</td>
<td><strong>mmreg to mmreg</strong> 0000 1111:1110 1110:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td></td>
<td><strong>mem to mmreg</strong> 0000 1111:1110 1110 mod mmreg r/m</td>
</tr>
<tr>
<td><strong>PMAXUB</strong>—Maximum of Packed Unsigned Byte Integers</td>
<td><strong>mmreg to mmreg</strong> 0000 1111:1110 1110:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td></td>
<td><strong>mem to mmreg</strong> 0000 1111:1110 1110 mod mmreg r/m</td>
</tr>
<tr>
<td><strong>PMINSW</strong>—Minimum of Packed Signed Word Integers</td>
<td><strong>mmreg to mmreg</strong> 0000 1111:1111 1010:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td></td>
<td><strong>mem to mmreg</strong> 0000 1111:1111 1010 mod mmreg r/m</td>
</tr>
<tr>
<td><strong>PMINUB</strong>—Minimum of Packed Unsigned Byte Integers</td>
<td><strong>mmreg to mmreg</strong> 0000 1111:1111 1010:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td></td>
<td><strong>mem to mmreg</strong> 0000 1111:1111 1010 mod mmreg r/m</td>
</tr>
<tr>
<td><strong>PMOVMSKB</strong>—Move Byte Mask To Integer</td>
<td><strong>mmreg to reg32</strong> 0000 1111:1111 0111:11 r32 mmreg</td>
</tr>
<tr>
<td><strong>PMULHUW</strong>—Multiply Packed Unsigned Integers and Store High Result</td>
<td><strong>mmreg to mmreg</strong> 0000 1111:1111 1110:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td></td>
<td><strong>mem to mmreg</strong> 0000 1111:1111 1110 mod mmreg r/m</td>
</tr>
<tr>
<td><strong>PSADBW</strong>—Compute Sum of Absolute Differences</td>
<td><strong>mmreg to mmreg</strong> 0000 1111:1111 0110:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td></td>
<td><strong>mem to mmreg</strong> 0000 1111:1111 0110 mod mmreg r/m</td>
</tr>
<tr>
<td><strong>PShufW</strong>—Shuffle Packed Words</td>
<td><strong>mmreg to mmreg, imm8</strong> 0000 1111:0111 0000:11 mmreg1 mmreg2: imm8</td>
</tr>
<tr>
<td></td>
<td><strong>mem to mmreg, imm8</strong> 0000 1111:0111 0000:11 mod mmreg r/m: imm8</td>
</tr>
</tbody>
</table>
### Table B-23. Format and Encoding of SSE Cacheability & Memory Ordering Instructions

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>MASKMOVQ</strong>—Store Selected Bytes of Quadword</td>
<td>0000 1111:1111 0111:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td><strong>MOVNTPS</strong>—Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint</td>
<td>0000 1111:0010 1011: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>MOVNTQ</strong>—Store Quadword Using Non-Temporal Hint</td>
<td>0000 1111:1110 0111: mod mmreg r/m</td>
</tr>
<tr>
<td><strong>PREFETCHT0</strong>—Prefetch Temporal to All Cache Levels</td>
<td>0000 1111:0001 1000:modA 001 mem</td>
</tr>
<tr>
<td><strong>PREFETCHT1</strong>—Prefetch Temporal to First Level Cache</td>
<td>0000 1111:0001 1000:modA 010 mem</td>
</tr>
<tr>
<td><strong>PREFETCHT2</strong>—Prefetch Temporal to Second Level Cache</td>
<td>0000 1111:0001 1000:modA 011 mem</td>
</tr>
<tr>
<td><strong>PREFETCHNTA</strong>—Prefetch Non-Temporal to All Cache Levels</td>
<td>0000 1111:0001 1000:modA 000 mem</td>
</tr>
<tr>
<td><strong>SFENCE</strong>—Store Fence</td>
<td>0000 1111:1010 1110:11 111 000</td>
</tr>
</tbody>
</table>
B.8  SSE2 INSTRUCTION FORMATS AND ENCODINGS

The SSE2 instructions use the ModR/M format and are preceded by the 0FH prefix byte. In general, operations are not duplicated to provide two directions (that is, separate load and store variants).

The following three tables show the formats and encodings for the SSE2 SIMD floating-point, SIMD integer, and cacheability instructions, respectively. Some SSE2 instructions require a mandatory prefix (66H, F2H, F3H) as part of the two-byte opcode. These prefixes are included in the tables.

B.8.1  Granularity Field (gg)

The granularity field (gg) indicates the size of the packed operands that the instruction is operating on. When this field is used, it is located in bits 1 and 0 of the second opcode byte. Table B-24 shows the encoding of this gg field.

<table>
<thead>
<tr>
<th>gg</th>
<th>Granularity of Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Packed Bytes</td>
</tr>
<tr>
<td>01</td>
<td>Packed Words</td>
</tr>
<tr>
<td>10</td>
<td>Packed Doublewords</td>
</tr>
<tr>
<td>11</td>
<td>Quadword</td>
</tr>
</tbody>
</table>

Table B-25. Formats and Encodings of SSE2 Floating-Point Instructions

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDPD—Add Packed Double-Precision Floating-Point Values</td>
<td>0110 0110:0000 1111:0101 1000:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0101 1000: mod xmmreg r/m</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0101 1000: mod xmmreg r/m</td>
</tr>
<tr>
<td>ADDSD—Add Scalar Double-Precision Floating-Point Values</td>
<td>1111 0010:0000 1111:0101 1000:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>1111 0010:0000 1111:0101 1000: mod xmmreg r/m</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0010:0000 1111:0101 1000: mod xmmreg r/m</td>
</tr>
<tr>
<td>ANDNPD—Bitwise Logical AND NOT of Packed Double-Precision Floating-Point Values</td>
<td>0110 0110:0000 1111:0101 0101:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0101 0101:11 xmmreg1 xmmreg2</td>
</tr>
</tbody>
</table>
## INSTRUCTION FORMATS AND ENCODINGS

### Table B-25. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:1101:0101: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>ANDPD—Bitwise Logical AND of Packed Double-Precision Floating-Point Values</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:1011:0100:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:1101:0100: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>CMPPD—Compare Packed Double-Precision Floating-Point Values</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg, imm8</td>
<td>0110 0110:0000 1111:1100:0010:11 xmmreg1 xmmreg2: imm8</td>
</tr>
<tr>
<td>mem to xmmreg, imm8</td>
<td>0110 0110:0000 1111:1100:0010: mod xmmreg r/m: imm8</td>
</tr>
<tr>
<td><strong>CMPSD—Compare Scalar Double-Precision Floating-Point Values</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg, imm8</td>
<td>1111 0010:0000 1111:1100:0010:11 xmmreg1 xmmreg2: imm8</td>
</tr>
<tr>
<td>mem to xmmreg, imm8</td>
<td>1110 010:0000 1111:1100:0010: mod xmmreg r/m: imm8</td>
</tr>
<tr>
<td><strong>COMISD—Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:1101:0111:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:1101:0111: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>CVTPI2PD—Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values</strong></td>
<td></td>
</tr>
<tr>
<td>mmreg to xmmreg</td>
<td>0110 0110:0000 1111:0010 1010:11 xmmreg1 mmreg1</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0010 1010: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>CVTPD2PI—Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to mmreg</td>
<td>0110 0110:0000 1111:0010 1101:11 mmreg1 xmmreg1</td>
</tr>
<tr>
<td>mem to mmreg</td>
<td>0110 0110:0000 1111:0010 1101: mod mmreg r/m</td>
</tr>
</tbody>
</table>
### INSTRUCTION FORMATS AND ENCODINGS

Table B-25. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>CVTSI2SD—Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value</td>
<td></td>
</tr>
<tr>
<td>r32 to xmmreg1</td>
<td>1111 0010:0000 1111:0010 1010:11 xmmreg r32</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0010:0000 1111:0010 1010: mod xmmreg r/m</td>
</tr>
<tr>
<td>CVTSD2SI—Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer</td>
<td></td>
</tr>
<tr>
<td>xmmreg to r32</td>
<td>1111 0010:0000 1111:0010 1101:11 r32 xmmreg</td>
</tr>
<tr>
<td>mem to r32</td>
<td>1111 0010:0000 1111:0010 1101: mod r32 r/m</td>
</tr>
<tr>
<td>CVTTPD2PI—Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers</td>
<td></td>
</tr>
<tr>
<td>xmmreg to mmreg</td>
<td>0110 0110:0000 1111:0010 1100:11 mmreg xmmreg</td>
</tr>
<tr>
<td>mem to mmreg</td>
<td>0110 0110:0000 1111:0010 1100: mod mmreg r/m</td>
</tr>
<tr>
<td>CVTTSD2SI—Convert with Truncation Scalar Double-Precision Floating-Point Value to Doubleword Integer</td>
<td></td>
</tr>
<tr>
<td>xmmreg to r32</td>
<td>1111 0010:0000 1111:0010 1100:11 r32 xmmreg</td>
</tr>
<tr>
<td>mem to r32</td>
<td>1111 0010:0000 1111:0010 1100: mod r32 r/m</td>
</tr>
<tr>
<td>CVTPD2PS—Convert Packed Double-Precision Floating-Point Values to Packed Single-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0101 1010:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0101 1010: mod xmmreg r/m</td>
</tr>
<tr>
<td>CVTPS2PD—Convert Packed Single-Precision Floating-Point Values to Packed Double-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0000 1111:0101 1010:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0101 1010: mod xmmreg r/m</td>
</tr>
</tbody>
</table>
### INSTRUCTION FORMATS AND ENCODINGS

#### Table B-25. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>CVTSD2SS—Covert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value</td>
<td>xmmreg to xmmreg 1111 0010:0000 1111:0101 1010:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td></td>
<td>mem to xmmreg 1111 0010:0000 1111:0101 1010: mod xmmreg r/m</td>
</tr>
<tr>
<td>CVTSS2SD—Covert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value</td>
<td>xmmreg to xmmreg 1111 0011:0000 1111:0101 1010:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td></td>
<td>mem to xmmreg 1111 0011:0000 1111:0101 1010: mod xmmreg r/m</td>
</tr>
<tr>
<td>CVTPD2DQ—Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers</td>
<td>xmmreg to xmmreg 1111 0010:0000 1111:1110 0110:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td></td>
<td>mem to xmmreg 1111 0010:0000 1111:1110 0110: mod xmmreg r/m</td>
</tr>
<tr>
<td>CVTTPD2DQ—Convert With Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers</td>
<td>xmmreg to xmmreg 0110 0110:0000 1111:1110 0110:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td></td>
<td>mem to xmmreg 0110 0110:0000 1111:1110 0110: mod xmmreg r/m</td>
</tr>
<tr>
<td>CVTDQ2PD—Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values</td>
<td>xmmreg to xmmreg 1111 0011:0000 1111:1110 0110:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td></td>
<td>mem to xmmreg 1111 0011:0000 1111:1110 0110: mod xmmreg r/m</td>
</tr>
<tr>
<td>CVTPS2DQ—Convert Packed Single-Precision Floating-Point Values to Packed Doubleword Integers</td>
<td>xmmreg to xmmreg 0110 0110:0000 1111:0101 1011:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>Instruction and Format</td>
<td>Encoding</td>
</tr>
<tr>
<td>------------------------</td>
<td>----------</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0101 1011: mod xmmreg r/m</td>
</tr>
<tr>
<td>CVTTPS2DQ—Convert With Truncation Packed Single-Precision Floating-Point Values to Packed Doubleword Integers</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>1111 0011:0000 1111:0101 1011:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0011:0000 1111:0101 1011: mod xmmreg r/m</td>
</tr>
<tr>
<td>CVTDQ2PS—Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0000 1111:0101 1011:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0000 1111:0101 1011: mod xmmreg r/m</td>
</tr>
<tr>
<td>DIVPD—Divide Packed Double-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0101 1110:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0101 1110: mod xmmreg r/m</td>
</tr>
<tr>
<td>DIVSD—Divide Scalar Double-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>1111 0010:0000 1111:0101 1110:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0010:0000 1111:0101 1110: mod xmmreg r/m</td>
</tr>
<tr>
<td>MAXPD—Return Maximum Packed Double-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0101 1111:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0101 1111: mod xmmreg r/m</td>
</tr>
<tr>
<td>MAXSD—Return Maximum Scalar Double-Precision Floating-Point Value</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>1111 0010:0000 1111:0101 1111:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0010:0000 1111:0101 1111: mod xmmreg r/m</td>
</tr>
</tbody>
</table>
### INSTRUCTION FORMATS AND ENCODINGS

#### Table B-25. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>MINPD—Return Minimum Packed Double-Precision Floating-Point Values</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0101 1101:11 xmmreg1</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0101 1101: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>MINS—Return Minimum Scalar Double-Precision Floating-Point Value</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>1111 0010:0000 1111:0101 1101:11 xmmreg1</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0010:0000 1111:0101 1101: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>MOVAPD—Move Aligned Packed Double-Precision Floating-Point Values</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg</td>
<td>0110 0110:0000 1111:0010 1001:11 xmmreg2</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0010 1001: mod xmmreg r/m</td>
</tr>
<tr>
<td>xmmreg1 to xmmreg</td>
<td>0110 0110:0000 1111:0010 1000:11 xmmreg1</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0010 1000: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>MOVHPD—Move High Packed Double-Precision Floating-Point Values</strong></td>
<td></td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0001 0011: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>MOVLPD—Move Low Packed Double-Precision Floating-Point Values</strong></td>
<td></td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0001 0010: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>MOVMSKPD—Extract Packed Double-Precision Floating-Point Sign Mask</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to r32</td>
<td>0110 0110:0000 1111:0101 0000:11 r32 xmmreg</td>
</tr>
<tr>
<td><strong>MOVSD—Move Scalar Double-Precision Floating-Point Values</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg</td>
<td>1111 0010:0000 1111:0001 0001:11 xmmreg2</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0010:0000 1111:0001 0001: mod xmmreg r/m</td>
</tr>
</tbody>
</table>
### Table B-25. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>xmmreg1 to xmmreg2</td>
<td>1111 0010:0000 1111:0001 0000:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>xmmreg1 to mem</td>
<td>1111 0010:0000 1111:0001 0000: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>MOVUPD—Move Unaligned Packed Double-Precision Floating-Point Values</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>0110 0110:0000 1111:0001 0001:11 xmmreg2 xmmreg1</td>
</tr>
<tr>
<td>mem to xmmreg1</td>
<td>0110 0110:0000 1111:0001 0001: mod xmmreg r/m</td>
</tr>
<tr>
<td>xmmreg1 to xmmreg2</td>
<td>0110 0110:0000 1111:0001 0000:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>xmmreg1 to mem</td>
<td>0110 0110:0000 1111:0001 0000: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>MULPD—Multiply Packed Double-Precision Floating-Point Values</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0101 1001:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0101 1001: mod xmmreg rm</td>
</tr>
<tr>
<td><strong>MULSD—Multiply Scalar Double-Precision Floating-Point Values</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>1111 0010:00001111:01011001:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0010:00001111:01011001: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>ORPD—Bitwise Logical OR of Double-Precision Floating-Point Values</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0101 0110:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0101 0110: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>SHUFPD—Shuffle Packed Double-Precision Floating-Point Values</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg, imm8</td>
<td>0110 0110:0000 1111:1100 0110:11 xmmreg1 xmmreg2: imm8</td>
</tr>
<tr>
<td>mem to xmmreg, imm8</td>
<td>0110 0110:0000 1111:1100 0110: mod xmmreg r/m: imm8</td>
</tr>
</tbody>
</table>
Table B-25. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>SQRTPD—Compute Square Roots of Packed Double-Precision Floating-Point Values</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0101 0001:11 xmmreg1</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0101 0001: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>SQRTSD—Compute Square Root of Scalar Double-Precision Floating-Point Value</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>1111 0010:0000 1111:0101 0001:11 xmmreg1</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0010:0000 1111:0101 0001: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>SUBPD—Subtract Packed Double-Precision Floating-Point Values</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0101 1100:11 xmmreg1</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0101 1100: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>SUBSD—Subtract Scalar Double-Precision Floating-Point Values</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>1111 0010:0000 1111:0101 1100:11 xmmreg1</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0010:0000 1111:0101 1100: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>UCOMISD—Unordered Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0010 1110:11 xmmreg1</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0010 1110: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>UNPCKHPD—Unpack and Interleave High Packed Double-Precision Floating-Point Values</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0000 0101:11 xmmreg1</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0001 0101: mod xmmreg r/m</td>
</tr>
</tbody>
</table>
### Table B-25. Formats and Encodings of SSE2 Floating-Point Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>UNPCKLDP—Unpack and Interleave</strong> Low Packed Double-Precision Floating-Point Values</td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0001 0100:11 xmmreg1</td>
</tr>
<tr>
<td></td>
<td>xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0001 0100: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>XORPD—Bitwise Logical OR of Double-Precision Floating-Point Values</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0101 0111:11 xmmreg1</td>
</tr>
<tr>
<td></td>
<td>xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0101 0111: mod xmmreg r/m</td>
</tr>
</tbody>
</table>

### Table B-26. Formats and Encodings of SSE2 Integer Instructions

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>MOVD—Move Doubleword</strong></td>
<td></td>
</tr>
<tr>
<td>reg to xmmreg</td>
<td>0110 0110:0000 1111:0110 1110: 11 xmmreg reg</td>
</tr>
<tr>
<td>reg from xmmreg</td>
<td>0110 0110:0000 1111:0111 1110: 11 xmmreg reg</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0110 1110: mod xmmreg r/m</td>
</tr>
<tr>
<td>mem from xmmreg</td>
<td>0110 0110:0000 1111:0111 1110: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>MOVDQA—Move Aligned Double Quadword</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0110 1111:11 xmmreg1</td>
</tr>
<tr>
<td></td>
<td>xmmreg2</td>
</tr>
<tr>
<td></td>
<td>0110 0110:0000 1111:0111 1111:11 xmmreg1</td>
</tr>
<tr>
<td></td>
<td>xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0110 1111: mod xmmreg r/m</td>
</tr>
<tr>
<td>mem from xmmreg</td>
<td>0110 0110:0000 1111:0111 1111: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>MOVDQU—Move Unaligned Double Quadword</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>1111 0011:0000 1111:0110 1111:11 xmmreg1</td>
</tr>
<tr>
<td></td>
<td>xmmreg2</td>
</tr>
<tr>
<td></td>
<td>1111 0011:0000 1111:0111 1111:11 xmmreg1</td>
</tr>
<tr>
<td></td>
<td>xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0011:0000 1111:0110 1111: mod xmmreg r/m</td>
</tr>
<tr>
<td>Instruction and Format</td>
<td>Encoding</td>
</tr>
<tr>
<td>----------------------------------------------------------------------------------------</td>
<td>----------------------------------------------</td>
</tr>
<tr>
<td>mem from xmmreg</td>
<td>1111 0011:0000 1111:0111 1111: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>MOVQ2DQ—Move Quadword from MMX to XMM Register</strong></td>
<td></td>
</tr>
<tr>
<td>mmreg to xmmreg</td>
<td>1111 0011:0000 1111:1101 0110:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td><strong>MOVDQ2Q—Move Quadword from XMM to MMX Register</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to mmreg</td>
<td>1111 0010:0000 1111:1101 0110:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td><strong>MOVQ—Move Quadword</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>1111 0011:0000 1111:1110:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>xmmreg2 from xmmreg</td>
<td>0110 0110:0000 1111:1101 0110:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>1111 0011:0000 1111:0111 1110: mod xmmreg r/m</td>
</tr>
<tr>
<td>mem from xmmreg</td>
<td>0110 0110:0000 1111:1101 0110: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PACKSSDW1—Pack Dword To Word Data (signed with saturation)</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>0110 0110:0000 1111:0110 1011:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>memory to xmmreg</td>
<td>0110 0110:0000 1111:0110 1011: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PACKSSWB—Pack Word To Byte Data (signed with saturation)</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>0110 0110:0000 1111:0110 0111:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>memory to xmmreg</td>
<td>0110 0110:0000 1111:0110 0111: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PACKUSWB—Pack Word To Byte Data (unsigned with saturation)</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>0110 0110:0000 1111:0110 0111:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>memory to xmmreg</td>
<td>0110 0110:0000 1111:0110 0111: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PADDQ—Add Packed Quadword Integers</strong></td>
<td></td>
</tr>
<tr>
<td>mmreg to mmreg</td>
<td>0000 1111:1101 0100:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>mem to mmreg</td>
<td>0000 1111:1101 0100: mod mmreg r/m</td>
</tr>
</tbody>
</table>
### Table B-26. Formats and Encodings of SSE2 Integer Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:1101 0100:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:1101 0100: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PADD—Add With Wrap-around</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>0110 0110:0000 1111:1111 11gg:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:1111 11gg: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PADDS—Add Signed With Saturation</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>0110 0110:0000 1111:1110 11gg:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:1110 11gg: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PADDUS—Add Unsigned With Saturation</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>0110 0110:0000 1111:1101 11gg:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:1101 11gg: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PAND—Bitwise And</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>0110 0110:0000 1111:1101:1011:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:1101:1011: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PANDN—Bitwise AndNot</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>0110 0110:0000 1111:1101 11gg:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:1101 11gg: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PAVGB—Average Packed Integers</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:11100 000:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>01100110:00001111:1110000 mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PAVGw—Average Packed Integers</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:1110 0011:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:1110 0011 mod xmmreg r/m</td>
</tr>
</tbody>
</table>
### Table B-26. Formats and Encodings of SSE2 Integer Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PCMPEQ—Packed Compare For Equality</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg1 with xmmreg2</td>
<td>0110 0110:0000 1111:0111 01gg: 11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>xmmreg with memory</td>
<td>0110 0110:0000 1111:0111 01gg: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PCMPGT—Packed Compare Greater (signed)</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg1 with xmmreg2</td>
<td>0110 0110:0000 1111:0110 01gg: 11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>xmmreg with memory</td>
<td>0110 0110:0000 1111:0110 01gg: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PEXTRw—Extract Word</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to reg32, imm8</td>
<td>0110 0110:0000 1111:1100 0101:11 r32 xmmreg: imm8</td>
</tr>
<tr>
<td><strong>PINSRW—Insert Word</strong></td>
<td></td>
</tr>
<tr>
<td>reg32 to xmmreg, imm8</td>
<td>0110 0110:0000 1111:1100 0100:11 xmmreg r32: imm8</td>
</tr>
<tr>
<td>m16 to xmmreg, imm8</td>
<td>0110 0110:0000 1111:1100 0100 mod xmmreg r/m: imm8</td>
</tr>
<tr>
<td><strong>PMADDWD—Packed Multiply Add</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>0110 0110:0000 1111:1111 0101: 11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>memory to xmmreg</td>
<td>0110 0110:0000 1111:1111 0101: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PMAXSw—Maximum of Packed Signed Word Integers</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:1110 1110:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>01100110:00001111:11101110 mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PMAXUB—Maximum of Packed Unsigned Byte Integers</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:1101 1110:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:1101 1110 mod xmmreg r/m</td>
</tr>
</tbody>
</table>
## Table B-26. Formats and Encodings of SSE2 Integer Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PMINSW—Minimum of Packed Signed Word Integers</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:1110 1010:11 xmmreg1</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:1110 1010 mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PMINUB—Minimum of Packed Unsigned Byte Integers</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:1101 1010:11 xmmreg1</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:1101 1010 mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PMOVMSKB—Move Byte Mask To Integer</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to reg32</td>
<td>0110 0110:0000 1111:1101 0111:11 r32 xmmreg</td>
</tr>
<tr>
<td><strong>PMULHUW—Packed multiplication, store high word (unsigned)</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>0110 0110:0000 1111:1110 0100:11 xmmreg1</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:1110 1000 mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PMULHW—Packed Multiplication, store high word</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>0110 0110:0000 1111:1110 0101:11 xmmreg1</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:1110 0101 mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PMULLW—Packed Multiplication, store low word</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>0110 0110:0000 1111:1101 0101:11 xmmreg1</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:1101 0101 mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PMULUDQ—Multiply Packed Unsigned Doubleword Integers</strong></td>
<td></td>
</tr>
<tr>
<td>mmreg to mmreg</td>
<td>0000 1111:1111 0100:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>mem to mmreg</td>
<td>0000 1111:1111 0100: mod mmreg r/m</td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:1111 0100:11 xmmreg1</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:1111 0100: mod xmmreg r/m</td>
</tr>
<tr>
<td>Instruction and Format</td>
<td>Encoding</td>
</tr>
<tr>
<td>------------------------</td>
<td>----------</td>
</tr>
<tr>
<td><strong>POR—Bitwise Or</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>0110 0110:0000 1111:1110 1011:11 xmmreg1</td>
</tr>
<tr>
<td>xmmreg2</td>
<td></td>
</tr>
<tr>
<td>xmemory to xmmreg</td>
<td>0110 0110:0000 1111:1110 1011: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PSADBW—Compute Sum of Absolute Differences</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:1111 0110:11 xmmreg1</td>
</tr>
<tr>
<td>xmmreg2</td>
<td></td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:1111 0110: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PSHUFILW—Shuffle Packed Low Words</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg, imm8</td>
<td>1111 0010:0000 1111:0111 0000:11 xmmreg1</td>
</tr>
<tr>
<td>xmmreg2: imm8</td>
<td></td>
</tr>
<tr>
<td>mem to xmmreg, imm8</td>
<td>1111 0010:0000 1111:0111 0000:11 mod xmmreg r/m: imm8</td>
</tr>
<tr>
<td><strong>PSHUFHW—Shuffle Packed High Words</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg, imm8</td>
<td>1111 0011:0000 1111:0111 0000:11 xmmreg1</td>
</tr>
<tr>
<td>xmmreg2: imm8</td>
<td></td>
</tr>
<tr>
<td>mem to xmmreg, imm8</td>
<td>1111 0011:0000 1111:0111 0000:11 mod xmmreg r/m: imm8</td>
</tr>
<tr>
<td><strong>PSHUFWD—Shuffle Packed Doublewords</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg, imm8</td>
<td>0110 0110:0000 1111:0111 0000:11 xmmreg1</td>
</tr>
<tr>
<td>xmmreg2: imm8</td>
<td></td>
</tr>
<tr>
<td>mem to xmmreg, imm8</td>
<td>0110 0110:0000 1111:0111 0000:11 mod xmmreg r/m: imm8</td>
</tr>
<tr>
<td><strong>PSLLDQ—Shift Double Quadword Left Logical</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg, imm8</td>
<td>0110 0110:0000 1111:0111 0011:11 xmmreg: imm8</td>
</tr>
<tr>
<td><strong>PSLL—Packed Shift Left Logical</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg1 by xmmreg2</td>
<td>0110 0110:0000 1111:1111 00gg:11 xmmreg1</td>
</tr>
<tr>
<td>xmmreg2</td>
<td></td>
</tr>
<tr>
<td>xmmreg by memory</td>
<td>0110 0110:0000 1111:1111 00gg: mod xmmreg r/m</td>
</tr>
</tbody>
</table>
Table B-26. Formats and Encodings of SSE2 Integer Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>xmmreg by immediate</td>
<td>0110 0110:0000 1111:0111 00gg; 11 110 xmmreg: imm8</td>
</tr>
<tr>
<td>PSRA—Packed Shift Right Arithmetic</td>
<td></td>
</tr>
<tr>
<td>xmmreg1 by xmmreg2</td>
<td>0110 0110:0000 1111:1110 00gg; 11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>xmmreg by memory</td>
<td>0110 0110:0000 1111:1110 00gg; mod xmmreg r/m</td>
</tr>
<tr>
<td>xmmreg by immediate</td>
<td>0110 0110:0000 1111:0111 00gg; 11 100 xmmreg: imm8</td>
</tr>
<tr>
<td>PSRLDQ—Shift Double Quadword Right Logical</td>
<td></td>
</tr>
<tr>
<td>xmmreg, imm8</td>
<td>0110 0110:00001111:01110011:11 011 xmmreg: imm8</td>
</tr>
<tr>
<td>PSRL—Packed Shift Right Logical</td>
<td></td>
</tr>
<tr>
<td>xmmxreg1 by xmmxreg2</td>
<td>0110 0110:0000 1111:1101 00gg; 11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>xmmxreg by memory</td>
<td>0110 0110:0000 1111:1101 00gg; mod xmmreg r/m</td>
</tr>
<tr>
<td>xmmxreg by immediate</td>
<td>0110 0110:0000 1111:0111 00gg; 11 010 xmmreg: imm8</td>
</tr>
<tr>
<td>PSUBQ—Subtract Packed Quadword Integers</td>
<td></td>
</tr>
<tr>
<td>mmreg to mmreg</td>
<td>0000 1111:1111 011:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>mem to mmreg</td>
<td>0000 1111:1111 1011: mod mmreg r/m</td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:1111 1011:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:1111 1011:11: mod xmmreg r/m</td>
</tr>
<tr>
<td>PSUB—Subtract With Wrap-around</td>
<td></td>
</tr>
<tr>
<td>xmmreg2 from xmmreg1</td>
<td>0110 0110:0000 1111:1111 10gg; 11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>memory from xmmreg</td>
<td>0110 0110:0000 1111:1111 10gg; mod xmmreg r/m</td>
</tr>
<tr>
<td>PSUBS—Subtract Signed With Saturation</td>
<td></td>
</tr>
<tr>
<td>xmmreg2 from xmmreg1</td>
<td>0110 0110:0000 1111:1110 10gg; 11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>memory from xmmreg</td>
<td>0110 0110:0000 1111:1110 10gg; mod xmmreg r/m</td>
</tr>
</tbody>
</table>
### Table B-26. Formats and Encodings of SSE2 Integer Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PSUBUS—Subtract Unsigned With Saturation</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg2 from xmmreg1</td>
<td>0000 1111:1101 10gg: 11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>memory from xmmreg</td>
<td>0000 1111:1101 10gg: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PUNPCKH—Unpack High Data To Next Larger Type</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0110 10gg:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0110 10gg: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PUNPCKHQDQ—Unpack High Data</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0110 1101:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0110 1101: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PUNPCKL—Unpack Low Data To Next Larger Type</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0110 00gg:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0110 00gg: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PUNPCKLQDQ—Unpack Low Data</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0110 1100:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0110 1100: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PXOR—Bitwise Xor</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>0110 0110:0000 1111:1110 1111: 11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>memory to xmmreg</td>
<td>0110 0110:0000 1111:1110 1111:11 mod xmmreg r/m</td>
</tr>
</tbody>
</table>
### Table B-27. Format and Encoding of SSE2 Cacheability Instructions

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>MASKMOVDQU—Store Selected Bytes of Double Quadword</td>
<td>0110 0110:0000 1111:1111 0111:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>CLFLUSH—Flush Cache Line</td>
<td>0000 1111:1110 1110:mod r/m</td>
</tr>
<tr>
<td>MOVNTPD—Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint</td>
<td>0110 0110:0000 1111:0010 1011: mod xmmreg r/m</td>
</tr>
<tr>
<td>MOVNTDQ—Store Double Quadword Using Non-Temporal Hint</td>
<td>0110 0110:0000 1111:1110 0111: mod xmmreg r/m</td>
</tr>
<tr>
<td>MOVNTI—Store Doubleword Using Non-Temporal Hint</td>
<td>0000 1111:1101 1000: mod reg r/m</td>
</tr>
<tr>
<td>PAUSE—Spin Loop Hint</td>
<td>1111 0011:1001 0000</td>
</tr>
<tr>
<td>LFENCE—Load Fence</td>
<td>0000 1111:1010 1110: 11 101 000</td>
</tr>
<tr>
<td>MFENCE—Memory Fence</td>
<td>0000 1111:1010 1110: 11 110 000</td>
</tr>
</tbody>
</table>
### INSTRUCTION FORMATS AND ENCODINGS

#### B.9 SSE3 FORMATS AND ENCODINGS TABLE

The tables in this section provide SSE3 formats and encodings. Some SSE3 instructions require a mandatory prefix (66H, F2H, F3H) as part of the two-byte opcode. These prefixes are included in the tables.

When in IA-32e mode, use of the REX.R prefix permits instructions that use general purpose and XMM registers to access additional registers. Some instructions require the REX.W prefix to promote the instruction to 64-bit operation. Instructions that require the REX.W prefix are listed (with their opcodes) in Section B.11.

**Table B-28. Formats and Encodings of SSE3 Floating-Point Instructions**

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDSUBPD—Add /Sub packed DP FP numbers from XMM2/Mem to XMM1</td>
<td>01100110:00001111:11010000:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>01100110:00001111:11010000:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>01100110:00001111:11010000: mod xmmreg r/m</td>
</tr>
<tr>
<td>ADDSUBPS—Add /Sub packed SP FP numbers from XMM2/Mem to XMM1</td>
<td>11110010:00001111:11010000:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>11110010:00001111:11010000: mod xmmreg r/m</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>11110010:00001111:11010000: mod xmmreg r/m</td>
</tr>
<tr>
<td>HADDPD—Add horizontally packed DP FP numbers XMM2/Mem to XMM1</td>
<td>01100110:00001111:01111100:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>01100110:00001111:01111100:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>01100110:00001111:01111100: mod xmmreg r/m</td>
</tr>
<tr>
<td>HADDPS—Add horizontally packed SP FP numbers XMM2/Mem to XMM1</td>
<td>11110010:00001111:01111100:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>11110010:00001111:01111100:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>11110010:00001111:01111100: mod xmmreg r/m</td>
</tr>
<tr>
<td>HSUBPD—Sub horizontally packed DP FP numbers XMM2/Mem to XMM1</td>
<td>01100110:00001111:01111101:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>01100110:00001111:01111101:11 xmmreg1 xmmreg2</td>
</tr>
</tbody>
</table>
### Table B-28. Formats and Encodings of SSE3 Floating-Point Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>mem to xmmreg</td>
<td>01100110:00001111:01111101: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>HSUBPS</strong>—Sub horizontally packed SP FP numbers XMM2/Mem to XMM1</td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>11110010:00001111:01111101:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>11110010:00001111:01111101: mod xmmreg r/m</td>
</tr>
</tbody>
</table>

### Table B-29. Formats and Encodings for SSE3 Event Management Instructions

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>MONITOR</strong>—Set up a linear address range to be monitored by hardware</td>
<td>0000 1111 : 0000 0001:11 001 000</td>
</tr>
<tr>
<td>eax, ecx, edx</td>
<td>0000 1111 : 0000 0001:11 001 001</td>
</tr>
<tr>
<td><strong>MWait</strong>—Wait until write-back store performed within the range specified by the instruction <strong>MONITOR</strong></td>
<td>0000 1111 : 0000 0001:11 001 001</td>
</tr>
<tr>
<td>eax, ecx</td>
<td>0000 1111 : 0000 0001:11 001 001</td>
</tr>
</tbody>
</table>

### Table B-30. Formats and Encodings for SSE3 Integer and Move Instructions

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FISTTP</strong>—Store ST in int16 (chop) and pop</td>
<td>11011 111 : modA 001 r/m</td>
</tr>
<tr>
<td>m16int</td>
<td>11011 111 : modA 001 r/m</td>
</tr>
<tr>
<td><strong>FISTTP</strong>—Store ST in int32 (chop) and pop</td>
<td>11011 011 : modA 001 r/m</td>
</tr>
<tr>
<td>m32int</td>
<td>11011 011 : modA 001 r/m</td>
</tr>
<tr>
<td><strong>FISTTP</strong>—Store ST in int64 (chop) and pop</td>
<td>11011 101 : modA 001 r/m</td>
</tr>
<tr>
<td>m64int</td>
<td>11011 101 : modA 001 r/m</td>
</tr>
<tr>
<td><strong>LDDQU</strong>—Load unaligned integer 128-bit</td>
<td>11110010:00001111:11110000: modA xmmreg r/m</td>
</tr>
<tr>
<td>xmm, m128</td>
<td>11110010:00001111:11110000: modA xmmreg r/m</td>
</tr>
<tr>
<td><strong>MOVDDUP</strong>—Move 64 bits representing one DP data from XMM2/Mem to XMM1 and duplicate</td>
<td></td>
</tr>
<tr>
<td>xmmreg2 to xmmreg1</td>
<td>11110010:00001111:00010010:11 xmmreg1 xmmreg2</td>
</tr>
</tbody>
</table>
## SSSE3 FORMATS AND ENCODING TABLE

The tables in this section provide SSSE3 formats and encodings. Some SSSE3 instructions require a mandatory prefix (66H) as part of the three-byte opcode. These prefixes are included in the table below.

### Table B-30. Formats and Encodings for SSE3 Integer and Move Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>mem to xmmreg</td>
<td>11110010:00001111:00010010: mod xmmreg r/m</td>
</tr>
</tbody>
</table>

- **MOVSHDUP**—Move 128 bits representing 4 SP data from XMM2/Mem to XMM1 and duplicate high

## Table B-31. Formats and Encodings for SSSE3 Instructions

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>PABSB—Packed Absolute Value Bytes</td>
<td></td>
</tr>
<tr>
<td>mmreg to mmreg</td>
<td>0000 1111:0011 1000: 0001 1100:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>mem to mmreg</td>
<td>0000 1111:0011 1000: 0001 1100: mod mmreg r/m</td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0011 1000: 0001 1100:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0011 1000: 0001 1100: mod xmmreg r/m</td>
</tr>
</tbody>
</table>

- **PABSD**—Packed Absolute Value Double Words

| mmreg to mmreg         | 0000 1111:0011 1000: 0001 1110:11 mmreg1 mmreg2 |
| mem to mmreg           | 0000 1111:0011 1000: 0001 1110: mod mmreg r/m |
## Table B-31. Formats and Encodings for SSSE3 Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0011 1000:0001 1110:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0011 1000:0001 1110: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PABSW—Packed Absolute Value Words</strong></td>
<td></td>
</tr>
<tr>
<td>mmreg to mmreg</td>
<td>0000 1111:0011 1000:0001 1101:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>mem to mmreg</td>
<td>0000 1111:0011 1000:0001 1101: mod mmreg r/m</td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0011 1000:0001 1101:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0011 1000:0001 1101: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PALIGNR—Packed Align Right</strong></td>
<td></td>
</tr>
<tr>
<td>mmreg to mmreg</td>
<td>0000 1111:0011 1010:0000 1111:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>mem to mmreg</td>
<td>0000 1111:0011 1010:0000 1111: mod mmreg r/m</td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0011 1010:0000 1111:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0011 1010:0000 1111: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PHADDD—Packed Horizontal Add Double Words</strong></td>
<td></td>
</tr>
<tr>
<td>mmreg to mmreg</td>
<td>0000 1111:0011 1000:0000 0010:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>mem to mmreg</td>
<td>0000 1111:0011 1000:0000 0010: mod mmreg r/m</td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0011 1010:0000 1111:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0011 1010:0000 1111: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PHADDSW—Packed Horizontal Add and Saturate</strong></td>
<td></td>
</tr>
<tr>
<td>mmreg to mmreg</td>
<td>0000 1111:0011 1000:0000 0011:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>mem to mmreg</td>
<td>0000 1111:0011 1000:0000 0011: mod mmreg r/m</td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0011 1000:0000 0011:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0011 1000:0000 0011: mod xmmreg r/m</td>
</tr>
</tbody>
</table>
Table B-31. Formats and Encodings for SSSE3 Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PHADDW—Packed Horizontal Add Words</strong></td>
<td></td>
</tr>
<tr>
<td>mmreg to mmreg</td>
<td>0000 1111:0011 1000:0000 0001:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>mem to mmreg</td>
<td>0000 1111:0011 1000:0000 0001: mod mmreg r/m</td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0011 1000:0000 0001:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0011 1000:0000 0001: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PHSUBD—Packed Horizontal Subtract Double Words</strong></td>
<td></td>
</tr>
<tr>
<td>mmreg to mmreg</td>
<td>0000 1111:0011 1000:0000 0110:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>mem to mmreg</td>
<td>0000 1111:0011 1000:0000 0110: mod mmreg r/m</td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0011 1000:0000 0110:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0011 1000:0000 0110: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PHSUBSW—Packed Horizontal Subtract and Saturate</strong></td>
<td></td>
</tr>
<tr>
<td>mmreg to mmreg</td>
<td>0000 1111:0011 1000:0000 0111:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>mem to mmreg</td>
<td>0000 1111:0011 1000:0000 0111: mod mmreg r/m</td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0011 1000:0000 0111:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0011 1000:0000 0111: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PHSUBW—Packed Horizontal Subtract Words</strong></td>
<td></td>
</tr>
<tr>
<td>mmreg to mmreg</td>
<td>0000 1111:0011 1000:0000 0101:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>mem to mmreg</td>
<td>0000 1111:0011 1000:0000 0101: mod mmreg r/m</td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0011 1000:0000 0101:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0011 1000:0000 0101: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>PMADDUBSW—Multiply and Add Packed Signed and Unsigned Bytes</strong></td>
<td></td>
</tr>
<tr>
<td>mmreg to mmreg</td>
<td>0000 1111:0011 1000:0000 0100:11 mmreg1 mmreg2</td>
</tr>
</tbody>
</table>
### Table B-31. Formats and Encodings for SSSE3 Instructions (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>mem to mmreg 0000 1111:0011 1000: 0000 0100: 01 mmreg r/m</td>
<td>0000 1111:0011 1000: 0000 0100: 01 mmreg r/m</td>
</tr>
<tr>
<td>mem to xmmreg 0110 0110:0000 1111:0011 1000: 0000 0100: 01 mmreg r/m</td>
<td>0110 0110:0000 1111:0011 1000: 0000 0100: 01 mmreg r/m</td>
</tr>
<tr>
<td>PMULHRSW—Packed Multiply High with Round and Scale</td>
<td></td>
</tr>
<tr>
<td>mmreg to mmreg 0000 1111:0011 1000: 0000 1011:11 mmreg1 mmreg2</td>
<td>0000 1111:0011 1000: 0000 1011:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>mem to mmreg 0000 1111:0011 1000: 0000 1011:11 mmreg1 mmreg2</td>
<td>0000 1111:0011 1000: 0000 1011:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>xmmreg to xmmreg 0110 0110:0000 1111:0011 1000: 0000 1011:11 xmmreg1 xmmreg2</td>
<td>0110 0110:0000 1111:0011 1000: 0000 1011:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg 0110 0110:0000 1111:0011 1000: 0000 1011:11 mmreg r/m</td>
<td>0110 0110:0000 1111:0011 1000: 0000 1011:11 mmreg r/m</td>
</tr>
<tr>
<td>PSHUFB—Packed Shuffle Bytes</td>
<td></td>
</tr>
<tr>
<td>mmreg to mmreg 0000 1111:0011 1000: 0000 0000:11 mmreg1 mmreg2</td>
<td>0000 1111:0011 1000: 0000 0000:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>mem to mmreg 0000 1111:0011 1000: 0000 0000:11 mmreg1 mmreg2</td>
<td>0000 1111:0011 1000: 0000 0000:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>xmmreg to xmmreg 0110 0110:0000 1111:0011 1000: 0000 0000:11 xmmreg1 xmmreg2</td>
<td>0110 0110:0000 1111:0011 1000: 0000 0000:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg 0110 0110:0000 1111:0011 1000: 0000 0000:11 mmreg r/m</td>
<td>0110 0110:0000 1111:0011 1000: 0000 0000:11 mmreg r/m</td>
</tr>
<tr>
<td>PSIGNB—Packed Sign Bytes</td>
<td></td>
</tr>
<tr>
<td>mmreg to mmreg 0000 1111:0011 1000: 0000 1010:11 mmreg1 mmreg2</td>
<td>0000 1111:0011 1000: 0000 1010:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>mem to mmreg 0000 1111:0011 1000: 0000 1010:11 mmreg1 mmreg2</td>
<td>0000 1111:0011 1000: 0000 1010:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>xmmreg to xmmreg 0110 0110:0000 1111:0011 1000: 0000 1010:11 xmmreg1 xmmreg2</td>
<td>0110 0110:0000 1111:0011 1000: 0000 1010:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg 0110 0110:0000 1111:0011 1000: 0000 1010:11 mmreg r/m</td>
<td>0110 0110:0000 1111:0011 1000: 0000 1010:11 mmreg r/m</td>
</tr>
<tr>
<td>PSIGND—Packed Sign Double Words</td>
<td></td>
</tr>
<tr>
<td>mmreg to mmreg 0000 1111:0011 1000: 0000 1010:11 mmreg1 mmreg2</td>
<td>0000 1111:0011 1000: 0000 1010:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>mem to mmreg 0000 1111:0011 1000: 0000 1010:11 mmreg1 mmreg2</td>
<td>0000 1111:0011 1000: 0000 1010:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>xmmreg to xmmreg 0110 0110:0000 1111:0011 1000: 0000 1010:11 xmmreg1 xmmreg2</td>
<td>0110 0110:0000 1111:0011 1000: 0000 1010:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg 0110 0110:0000 1111:0011 1000: 0000 1010:11 mmreg r/m</td>
<td>0110 0110:0000 1111:0011 1000: 0000 1010:11 mmreg r/m</td>
</tr>
</tbody>
</table>
The following Pentium, P6, MMX, SSE, SSE2, SSE3 instructions are promoted to 64-bit operation in IA-32e mode by using REX.W. However, these entries are special cases that do not follow the general rules (specified in Section B.4).

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>PSIGNW—Packed Sign Words</td>
<td>0000 1111:0011 1000:0000 1001:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>mmreg to mmreg</td>
<td>0000 1111:0011 1000:0000 1001:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>mem to mmreg</td>
<td>0000 1111:0011 1000:0000 1001:11 mmreg1 mmreg2</td>
</tr>
<tr>
<td>xmmreg to xmmreg</td>
<td>0110 0110:0000 1111:0011 1000:0000 1001:11 xmmreg1 xmmreg2</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0110 0110:0000 1111:0011 1000:0000 1001: mod xmmreg r/m</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOVcc—Conditional Move</td>
<td>0100 0000 1111:0100 ttnn:11 reg1 reg2</td>
</tr>
<tr>
<td>register2 to register1</td>
<td>0100 0000 1111:0100 ttnn:11 reg1 reg2</td>
</tr>
<tr>
<td>qwordregister2 to qwordregister1</td>
<td>0100 1111:0100 ttnn:11 qwordreg1 qwordreg2</td>
</tr>
<tr>
<td>memory to register</td>
<td>0100 0000 1111:0100 ttnn: mod reg r/m</td>
</tr>
<tr>
<td>memory64 to qwordregister</td>
<td>0100 1111:0100 ttnn: mod qwordreg r/m</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>CVTSD2SI—Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer</td>
<td>0100 0000 1111:0100 ttnn:11 r32 xmmreg</td>
</tr>
<tr>
<td>xmmreg to r32</td>
<td>0100 0000 1111:0100 ttnn:11 r32 xmmreg</td>
</tr>
<tr>
<td>xmmreg to r64</td>
<td>0100 1111:0100 ttnn:11 r64 xmmreg</td>
</tr>
<tr>
<td>mem64 to r32</td>
<td>0100 0000 1111:0100 ttnn: mod r32 r/m</td>
</tr>
<tr>
<td>mem64 to r64</td>
<td>0100 1111:0100 ttnn: mod r64 r/m</td>
</tr>
</tbody>
</table>
Table B-32. Special Case Instructions Promoted Using REX.W (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>CVTSI2SS—Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value</strong></td>
<td></td>
</tr>
<tr>
<td>r32 to xmmreg1</td>
<td>0100 0R0B 1111 0011:0000 1111:0010 1010:11 xmmreg r32</td>
</tr>
<tr>
<td>r64 to xmmreg1</td>
<td>0100 1R0B 1111 0011:0000 1111:0010 1010:11 xmmreg r64</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0100 0RXB 1111 0011:0000 1111:0010 1010: mod xmmreg r/m</td>
</tr>
<tr>
<td>mem64 to xmmreg</td>
<td>0100 1RXB 1111 0011:0000 1111:0010 1010: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>CVTSI2SD—Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value</strong></td>
<td></td>
</tr>
<tr>
<td>r32 to xmmreg1</td>
<td>0100 0R0B 1111 0010:0000 1111:0010 1010:11 xmmreg r32</td>
</tr>
<tr>
<td>r64 to xmmreg1</td>
<td>0100 1R0B 1111 0010:0000 1111:0010 1010:11 xmmreg r64</td>
</tr>
<tr>
<td>mem to xmmreg</td>
<td>0100 0RXB 1111 0010:0000 1111:0010 1010: mod xmmreg r/m</td>
</tr>
<tr>
<td>mem64 to xmmreg</td>
<td>0100 1RXB 1111 0010:0000 1111:0010 1010: mod xmmreg r/m</td>
</tr>
<tr>
<td><strong>CVTSS2SI—Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to r32</td>
<td>0100 0R0B 1111 0011:0010 1101:11 r32 xmmreg</td>
</tr>
<tr>
<td>xmmreg to r64</td>
<td>0100 1R0B 1111 0011:0010 1101:11 r64 xmmreg</td>
</tr>
<tr>
<td>mem to r32</td>
<td>0100 0RXB 11110011:00001111:00101101: mod r32 r/m</td>
</tr>
<tr>
<td>mem32 to r64</td>
<td>0100 1RXB 1111 0011:0000 1111:0010 1101: mod r64 r/m</td>
</tr>
<tr>
<td><strong>CVTTSD2SI—Convert with Truncation Scalar Double-Precision Floating-Point Value to Doubleword Integer</strong></td>
<td></td>
</tr>
<tr>
<td>xmmreg to r32</td>
<td>0100 0R0B 11100010:00001111:00101100:11 r32 xmmreg</td>
</tr>
</tbody>
</table>
### Table B-32. Special Case Instructions Promoted Using REX.W (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>xmmreg to r64</td>
<td>0100 1R0B 1111 0010:0000 1111:0010 1100:11 r64 xmmreg</td>
</tr>
<tr>
<td>mem64 to r32</td>
<td>0100 0RXB 1111 0010:0000 1111:0010 1100: mod r32 r/m</td>
</tr>
<tr>
<td>mem64 to r64</td>
<td>0100 1RXB 1111 0010:0000 1111:0010 1100: mod r64 r/m</td>
</tr>
<tr>
<td>CVTTSS2SI—Convert with Truncation Scalar Single-Precision Floating-Point Value to Doubleword Integer</td>
<td></td>
</tr>
<tr>
<td>xmmreg to r32</td>
<td>0100 0R0B 1111 0011:0000 1111:0010 1100:11 r32 xmmreg1</td>
</tr>
<tr>
<td>xmmreg to r64</td>
<td>0100 1R0B 1111 0011:0000 1111:0010 1100:11 r64 xmmreg1</td>
</tr>
<tr>
<td>mem to r32</td>
<td>0100 0RXB 1111 0011:0000 1111:0010 1100: mod r32 r/m</td>
</tr>
<tr>
<td>mem32 to r64</td>
<td>0100 1RXB 1111 0011:0000 1111:0010 1100: mod r64 r/m</td>
</tr>
<tr>
<td>MOVD/MOVQ—Move doubleword</td>
<td></td>
</tr>
<tr>
<td>reg to mmxreg</td>
<td>0100 0R0B 0000 1111:0110 1110: 11 mmxreg reg</td>
</tr>
<tr>
<td>qwordreg to mmxreg</td>
<td>0100 1R0B 0000 1111:0110 1110: 11 mmxreg qwordreg</td>
</tr>
<tr>
<td>reg from mmxreg</td>
<td>0100 0R0B 0000 1111:0111 1110: 11 mmxreg reg</td>
</tr>
<tr>
<td>qwordreg from mmxreg</td>
<td>0100 1R0B 0000 1111:0111 1110: 11 mmxreg qwordreg</td>
</tr>
<tr>
<td>mem to mmxreg</td>
<td>0100 0RXB 0000 1111:0110 1110: mod mmxreg r/m</td>
</tr>
<tr>
<td>mem64 to mmxreg</td>
<td>0100 1RXB 0000 1111:0110 1110: mod mmxreg r/m</td>
</tr>
<tr>
<td>mem from mmxreg</td>
<td>0100 0RXB 0000 1111:0111 1110: mod mmxreg r/m</td>
</tr>
<tr>
<td>mem64 from mmxreg</td>
<td>0100 1RXB 0000 1111:0111 1110: mod mmxreg r/m</td>
</tr>
<tr>
<td>mmxreg with memory</td>
<td>0100 0RXB 0000 1111:0110 01gg: mod mmxreg r/m</td>
</tr>
</tbody>
</table>
**Table B-32. Special Case Instructions Promoted Using REX.W (Contd.)**

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOVMSKPS—Extract Packed Single-Precision Floating-Point Sign Mask</td>
<td>0100 0000 1111:0101 0000:11 r32 xmmreg</td>
</tr>
<tr>
<td>xmmreg to r32</td>
<td>0100 1R0B 000001111:01010000:11 r64 xmmreg</td>
</tr>
<tr>
<td>xmmreg to r64</td>
<td></td>
</tr>
<tr>
<td>PEXTRW—Extract Word</td>
<td>0100 0110 0110 0000 1111:1100 0101:11 r64 xmmreg: imm8</td>
</tr>
<tr>
<td>mmreg to reg32, imm8</td>
<td>0100 0100 0110 1100 0101:11 mmreg: imm8</td>
</tr>
<tr>
<td>mmreg to reg64, imm8</td>
<td>0100 1R0B 0000 1111:1100 0101:11 r64 imm8</td>
</tr>
<tr>
<td>xmmreg to reg32, imm8</td>
<td>0100 0100 0110 1100 0101:11 r64 xmmreg: imm8</td>
</tr>
<tr>
<td>xmmreg to reg64, imm8</td>
<td>0100 1R0B 0110 0110 0000 1111:1100 0101:11 r64 xmmreg: imm8</td>
</tr>
<tr>
<td>PINSRW—Insert Word</td>
<td>0100 0110 0110 0000 1111:1100 0100:11 mmreg r/m: imm8</td>
</tr>
<tr>
<td>reg32 to mmreg, imm8</td>
<td>0100 0100 0110 1100 0100:11 mmreg r32: imm8</td>
</tr>
<tr>
<td>reg64 to mmreg, imm8</td>
<td>0100 0100 0110 1100 0100:11 mmreg r64: imm8</td>
</tr>
<tr>
<td>m16 to mmreg, imm8</td>
<td>0100 0100 0110 1100 0100:11 mmreg r/m: imm8</td>
</tr>
<tr>
<td>m16 to mmreg, imm8</td>
<td>0100 0100 0110 11000100:11 mmreg r/m: imm8</td>
</tr>
<tr>
<td>reg32 to xmmreg, imm8</td>
<td>0100 0110 0110 0000 1111:1100 0100:11 xmmreg r32: imm8</td>
</tr>
<tr>
<td>reg64 to xmmreg, imm8</td>
<td>0100 0110 0110 0000 1111:1100 0100:11 xmmreg r64: imm8</td>
</tr>
<tr>
<td>m16 to xmmreg, imm8</td>
<td>0100 0110 0110 0000 1111:1100 0100:11 mod xmmreg r/m: imm8</td>
</tr>
<tr>
<td>m16 to xmmreg, imm8</td>
<td>0100 0110 0110 0000 1111:1100 0100:11 mod xmmreg r/m: imm8</td>
</tr>
<tr>
<td>PMOVMSKSB—Move Byte Mask To Integer</td>
<td>0100 0110 0110 0000 1111:1101 0111:11 r32 mmreg</td>
</tr>
<tr>
<td>mmreg to reg32</td>
<td>0100 0110 0110 0000 1111:1101 0111:11 r32 mmreg</td>
</tr>
</tbody>
</table>
B.12 FLOATING-POINT INSTRUCTION FORMATS AND ENCODINGS

Table B-33 shows the five different formats used for floating-point instructions. In all cases, instructions are at least two bytes long and begin with the bit pattern 11011.

Table B-33. General Floating-Point Instruction Formats

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>mmreg to reg64</td>
<td>0100 1R0B 0000 1111:1101 0111:11 r64 mmreg</td>
</tr>
<tr>
<td>xmmreg to reg32</td>
<td>0100 0RXB 0110 0110 0000 1111:1101 0111:11 r32 mmreg</td>
</tr>
<tr>
<td>xmmreg to reg64</td>
<td>0110 0110 0000 1111:1101 0111:11 r64 xmmreg</td>
</tr>
</tbody>
</table>

MF = Memory Format
00 — 32-bit real
01 — 32-bit integer
10 — 64-bit real
11 — 16-bit integer

P = Pop
0 — Do not pop stack
1 — Pop stack after operation

R XOR d = Destination OP Source
001 = Second stack element
000 = Stack Top

ST(i) = Register stack element i

The Mod and R/M fields of the ModR/M byte have the same interpretation as the corresponding fields of the integer instructions. The SIB byte and disp (displacement) are optionally present in instructions that have Mod and R/M fields. Their presence depends on the values of Mod and R/M, as for integer instructions.

Table B-34 shows the formats and encodings of the floating-point instructions.

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>F2XM1 - Compute 2&lt;sup&gt;ST(0)&lt;/sup&gt; - 1</td>
<td>11011 001 : 1111 0000</td>
</tr>
<tr>
<td>FABS - Absolute Value</td>
<td>11011 001 : 1110 0001</td>
</tr>
<tr>
<td>FADD - Add</td>
<td></td>
</tr>
<tr>
<td>ST(0) ← ST(0) + 32-bit memory</td>
<td>11011 000 : mod 000 r/m</td>
</tr>
<tr>
<td>ST(0) ← ST(0) + 64-bit memory</td>
<td>11011 100 : mod 000 r/m</td>
</tr>
<tr>
<td>ST(d) ← ST(0) + ST(i)</td>
<td>11011 d00 : 11 000 ST(i)</td>
</tr>
<tr>
<td>FADDP - Add and Pop</td>
<td></td>
</tr>
<tr>
<td>ST(0) ← ST(0) + ST(i)</td>
<td>11011 110 : 11 000 ST(i)</td>
</tr>
<tr>
<td>FBLD - Load Binary Coded Decimal</td>
<td>11011 111 : mod 100 r/m</td>
</tr>
<tr>
<td>FBSTP - Store Binary Coded Decimal and Pop</td>
<td>11011 111 : mod 110 r/m</td>
</tr>
<tr>
<td>FCHS - Change Sign</td>
<td>11011 001 : 1110 0000</td>
</tr>
<tr>
<td>FCLEX - Clear Exceptions</td>
<td>11011 011 : 1110 0000</td>
</tr>
<tr>
<td>FCOM - Compare Real</td>
<td></td>
</tr>
<tr>
<td>32-bit memory</td>
<td>11011 000 : mod 010 r/m</td>
</tr>
<tr>
<td>64-bit memory</td>
<td>11011 100 : mod 010 r/m</td>
</tr>
<tr>
<td>ST(i)</td>
<td>11011 000 : 11 010 ST(i)</td>
</tr>
<tr>
<td>FCOMPP - Compare Real and Pop</td>
<td></td>
</tr>
<tr>
<td>32-bit memory</td>
<td>11011 000 : mod 011 r/m</td>
</tr>
<tr>
<td>64-bit memory</td>
<td>11011 100 : mod 011 r/m</td>
</tr>
<tr>
<td>ST(i)</td>
<td>11011 000 : 11 011 ST(i)</td>
</tr>
<tr>
<td>FCOMPPP - Compare Real and Pop Twice</td>
<td>11011 110 : 11 011 001</td>
</tr>
<tr>
<td>FCOMIP - Compare Real, Set EFLAGS, and Pop</td>
<td>11011 111 : 11 110 ST(i)</td>
</tr>
<tr>
<td>FCOS - Cosine of ST(0)</td>
<td>11011 001 : 1111 1111</td>
</tr>
<tr>
<td>FDECSTP - Decrement Stack-Top Pointer</td>
<td>11011 001 : 1111 0110</td>
</tr>
<tr>
<td>FDIV - Divide</td>
<td></td>
</tr>
<tr>
<td>ST(0) ← ST(0) ÷ 32-bit memory</td>
<td>11011 000 : mod 110 r/m</td>
</tr>
</tbody>
</table>
Table B-34. Floating-Point Instruction Formats and Encodings (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST(0) ← ST(0) ÷ 64-bit memory</td>
<td>11011 100 : mod 110 r/m</td>
</tr>
<tr>
<td>ST(d) ← ST(0) ÷ ST(i)</td>
<td>11011 d00 : 1111 R ST(i)</td>
</tr>
<tr>
<td><strong>FDIVP – Divide and Pop</strong></td>
<td></td>
</tr>
<tr>
<td>ST(0) ← ST(0) ÷ ST(i)</td>
<td>11011 110 : 1111 1 ST(i)</td>
</tr>
<tr>
<td><strong>FDIVR – Reverse Divide</strong></td>
<td></td>
</tr>
<tr>
<td>ST(0) ← 32-bit memory ÷ ST(0)</td>
<td>11011 000 : mod 111 r/m</td>
</tr>
<tr>
<td>ST(0) ← 64-bit memory ÷ ST(0)</td>
<td>11011 100 : mod 111 r/m</td>
</tr>
<tr>
<td>ST(d) ← ST(i) ÷ ST(0)</td>
<td>11011 d00 : 1111 R ST(i)</td>
</tr>
<tr>
<td><strong>FDIVRP – Reverse Divide and Pop</strong></td>
<td></td>
</tr>
<tr>
<td>ST(0) ÷ ST(i) ÷ ST(0)</td>
<td>11011 110 : 1111 0 ST(i)</td>
</tr>
<tr>
<td><strong>FFREE – Free ST(i) Register</strong></td>
<td></td>
</tr>
<tr>
<td></td>
<td>11011 101 : 1100 0 ST(i)</td>
</tr>
<tr>
<td><strong>FIADD – Add Integer</strong></td>
<td></td>
</tr>
<tr>
<td>ST(0) ← ST(0) + 16-bit memory</td>
<td>11011 110 : mod 000 r/m</td>
</tr>
<tr>
<td>ST(0) ← ST(0) + 32-bit memory</td>
<td>11011 010 : mod 000 r/m</td>
</tr>
<tr>
<td><strong>FICOM – Compare Integer</strong></td>
<td></td>
</tr>
<tr>
<td>16-bit memory</td>
<td>11011 110 : mod 010 r/m</td>
</tr>
<tr>
<td>32-bit memory</td>
<td>11011 010 : mod 010 r/m</td>
</tr>
<tr>
<td><strong>FICOMP – Compare Integer and Pop</strong></td>
<td></td>
</tr>
<tr>
<td>16-bit memory</td>
<td>11011 110 : mod 011 r/m</td>
</tr>
<tr>
<td>32-bit memory</td>
<td>11011 010 : mod 011 r/m</td>
</tr>
<tr>
<td><strong>FIDIV</strong></td>
<td></td>
</tr>
<tr>
<td>ST(0) ← ST(0) ÷ 16-bit memory</td>
<td>11011 110 : mod 110 r/m</td>
</tr>
<tr>
<td>ST(0) ← ST(0) ÷ 32-bit memory</td>
<td>11011 010 : mod 110 r/m</td>
</tr>
<tr>
<td><strong>FIDIVR</strong></td>
<td></td>
</tr>
<tr>
<td>ST(0) ← 16-bit memory ÷ ST(0)</td>
<td>11011 110 : mod 111 r/m</td>
</tr>
<tr>
<td>ST(0) ← 32-bit memory ÷ ST(0)</td>
<td>11011 010 : mod 111 r/m</td>
</tr>
<tr>
<td><strong>FILD – Load Integer</strong></td>
<td></td>
</tr>
<tr>
<td>16-bit memory</td>
<td>11011 111 : mod 000 r/m</td>
</tr>
<tr>
<td>32-bit memory</td>
<td>11011 011 : mod 000 r/m</td>
</tr>
<tr>
<td>64-bit memory</td>
<td>11011 111 : mod 101 r/m</td>
</tr>
</tbody>
</table>
### Instruction Formats and Encodings (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FIMUL</strong></td>
<td></td>
</tr>
<tr>
<td>ST(0) ← ST(0) × 16-bit memory</td>
<td>11011 110 : mod 001 r/m</td>
</tr>
<tr>
<td>ST(0) ← ST(0) × 32-bit memory</td>
<td>11011 010 : mod 001 r/m</td>
</tr>
<tr>
<td><strong>FINCSTP – Increment Stack Pointer</strong></td>
<td>11011 001 : 1111 0111</td>
</tr>
<tr>
<td><strong>FINIT – Initialize Floating-Point Unit</strong></td>
<td></td>
</tr>
<tr>
<td><strong>FIST – Store Integer</strong></td>
<td></td>
</tr>
<tr>
<td>16-bit memory</td>
<td>11011 111 : mod 010 r/m</td>
</tr>
<tr>
<td>32-bit memory</td>
<td>11011 011 : mod 010 r/m</td>
</tr>
<tr>
<td><strong>FISTP – Store Integer and Pop</strong></td>
<td></td>
</tr>
<tr>
<td>16-bit memory</td>
<td>11011 111 : mod 111 r/m</td>
</tr>
<tr>
<td>32-bit memory</td>
<td>11011 011 : mod 111 r/m</td>
</tr>
<tr>
<td>64-bit memory</td>
<td>11011 111 : mod 111 r/m</td>
</tr>
<tr>
<td><strong>FISUB</strong></td>
<td></td>
</tr>
<tr>
<td>ST(0) ← ST(0) - 16-bit memory</td>
<td>11011 110 : mod 100 r/m</td>
</tr>
<tr>
<td>ST(0) ← ST(0) - 32-bit memory</td>
<td>11011 010 : mod 100 r/m</td>
</tr>
<tr>
<td><strong>FISUBR</strong></td>
<td></td>
</tr>
<tr>
<td>ST(0) ← 16-bit memory – ST(0)</td>
<td>11011 110 : mod 101 r/m</td>
</tr>
<tr>
<td>ST(0) ← 32-bit memory – ST(0)</td>
<td>11011 010 : mod 101 r/m</td>
</tr>
<tr>
<td><strong>FLD – Load Real</strong></td>
<td></td>
</tr>
<tr>
<td>32-bit memory</td>
<td>11011 001 : mod 000 r/m</td>
</tr>
<tr>
<td>64-bit memory</td>
<td>11011 101 : mod 000 r/m</td>
</tr>
<tr>
<td>80-bit memory</td>
<td>11011 011 : mod 101 r/m</td>
</tr>
<tr>
<td>ST(i)</td>
<td>11011 001 : 11 000 ST(i)</td>
</tr>
<tr>
<td><strong>FLD1 – Load +1.0 into ST(0)</strong></td>
<td>11011 001 : 1110 1000</td>
</tr>
<tr>
<td><strong>FLDCW – Load Control Word</strong></td>
<td>11011 001 : mod 101 r/m</td>
</tr>
<tr>
<td><strong>FLDENV – Load FPU Environment</strong></td>
<td>11011 001 : mod 100 r/m</td>
</tr>
<tr>
<td><strong>FLDL2E – Load ( \log_2(e) ) into ST(0)</strong></td>
<td>11011 001 : 1110 1010</td>
</tr>
<tr>
<td><strong>FLDL2T – Load ( \log_2(10) ) into ST(0)</strong></td>
<td>11011 001 : 1110 1001</td>
</tr>
<tr>
<td><strong>FLDLG2 – Load ( \log_{10}(2) ) into ST(0)</strong></td>
<td>11011 001 : 1110 1100</td>
</tr>
<tr>
<td><strong>FLDLN2 – Load ( \log_{10}(2) ) into ST(0)</strong></td>
<td>11011 001 : 1110 1101</td>
</tr>
<tr>
<td><strong>FLDPI – Load ( \pi ) into ST(0)</strong></td>
<td>11011 001 : 1110 1011</td>
</tr>
</tbody>
</table>
### Table B-34. Floating-Point Instruction Formats and Encodings (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FLDZ</strong> – Load +0.0 into ST(0)</td>
<td>11011 001 : 1110 1110</td>
</tr>
<tr>
<td><strong>FMUL</strong> – Multiply</td>
<td></td>
</tr>
<tr>
<td>ST(0) ← ST(0) × 32-bit memory</td>
<td>11011 000 : mod 001 r/m</td>
</tr>
<tr>
<td>ST(0) ← ST(0) × 64-bit memory</td>
<td>11011 100 : mod 001 r/m</td>
</tr>
<tr>
<td>ST(d) ← ST(0) × ST(i)</td>
<td>11011 d00 : 1100 1 ST(i)</td>
</tr>
<tr>
<td><strong>FMULP</strong> – Multiply</td>
<td></td>
</tr>
<tr>
<td>ST(i) ← ST(0) × ST(i)</td>
<td>11011 110 : 1100 1 ST(i)</td>
</tr>
<tr>
<td><strong>FNOP</strong> – No Operation</td>
<td>11011 001 : 1101 0000</td>
</tr>
<tr>
<td><strong>FPATAN</strong> – Partial Arctangent</td>
<td>11011 001 : 1111 0011</td>
</tr>
<tr>
<td><strong>FPREM</strong> – Partial Remainder</td>
<td>11011 001 : 1111 1000</td>
</tr>
<tr>
<td><strong>FPREM1</strong> – Partial Remainder (IEEE)</td>
<td>11011 001 : 1111 0101</td>
</tr>
<tr>
<td><strong>FPTAN</strong> – Partial Tangent</td>
<td>11011 001 : 1111 0010</td>
</tr>
<tr>
<td><strong>FRNDINT</strong> – Round to Integer</td>
<td>11011 001 : 1111 1100</td>
</tr>
<tr>
<td><strong>FRSTOR</strong> – Restore FPU State</td>
<td>11011 101 : mod 100 r/m</td>
</tr>
<tr>
<td><strong>FSAVE</strong> – Store FPU State</td>
<td>11011 101 : mod 110 r/m</td>
</tr>
<tr>
<td><strong>FSCALE</strong> – Scale</td>
<td>11011 001 : 1111 1110</td>
</tr>
<tr>
<td><strong>FSIN</strong> – Sine</td>
<td>11011 001 : 1111 1110</td>
</tr>
<tr>
<td><strong>FSINCOS</strong> – Sine and Cosine</td>
<td>11011 001 : 1111 1011</td>
</tr>
<tr>
<td><strong>FSQRT</strong> – Square Root</td>
<td>11011 001 : 1111 1010</td>
</tr>
<tr>
<td><strong>FST</strong> – Store Real</td>
<td></td>
</tr>
<tr>
<td>32-bit memory</td>
<td>11011 001 : mod 010 r/m</td>
</tr>
<tr>
<td>64-bit memory</td>
<td>11011 101 : mod 010 r/m</td>
</tr>
<tr>
<td>ST(i)</td>
<td>11011 101 : 11 010 ST(i)</td>
</tr>
<tr>
<td><strong>FSTCW</strong> – Store Control Word</td>
<td>11011 001 : mod 111 r/m</td>
</tr>
<tr>
<td><strong>FSTENV</strong> – Store FPU Environment</td>
<td>11011 001 : mod 110 r/m</td>
</tr>
<tr>
<td><strong>FSTP</strong> – Store Real and Pop</td>
<td></td>
</tr>
<tr>
<td>32-bit memory</td>
<td>11011 001 : mod 011 r/m</td>
</tr>
<tr>
<td>64-bit memory</td>
<td>11011 101 : mod 011 r/m</td>
</tr>
<tr>
<td>80-bit memory</td>
<td>11011 011 : mod 111 r/m</td>
</tr>
<tr>
<td>ST(i)</td>
<td>11011 101 : 11 011 ST(i)</td>
</tr>
<tr>
<td><strong>FSTSww</strong> – Store Status Word into AX</td>
<td>11011 111 : 1110 0000</td>
</tr>
</tbody>
</table>
### Instruction Formats and Encodings (Contd.)

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FSTSW – Store Status Word into Memory</strong></td>
<td>11011 101 : mod 111 r/m</td>
</tr>
<tr>
<td><strong>FSUB – Subtract</strong></td>
<td></td>
</tr>
<tr>
<td>ST(0) ← ST(0) – 32-bit memory</td>
<td>11011 000 : mod 100 r/m</td>
</tr>
<tr>
<td>ST(0) ← ST(0) – 64-bit memory</td>
<td>11011 100 : mod 100 r/m</td>
</tr>
<tr>
<td>ST(d) ← ST(0) – ST(i)</td>
<td>11011 d00 : 1110 R ST(i)</td>
</tr>
<tr>
<td><strong>FSUBP – Subtract and Pop</strong></td>
<td></td>
</tr>
<tr>
<td>ST(0) ← ST(0) – ST(i)</td>
<td>11011 110 : 1110 1 ST(i)</td>
</tr>
<tr>
<td><strong>FSUBR – Reverse Subtract</strong></td>
<td></td>
</tr>
<tr>
<td>ST(0) ← 32-bit memory - ST(0)</td>
<td>11011 000 : mod 101 r/m</td>
</tr>
<tr>
<td>ST(0) ← 64-bit memory - ST(0)</td>
<td>11011 100 : mod 101 r/m</td>
</tr>
<tr>
<td>ST(d) ← ST(i) – ST(0)</td>
<td>11011 d00 : 1110 R ST(i)</td>
</tr>
<tr>
<td><strong>FSUBRP – Reverse Subtract and Pop</strong></td>
<td></td>
</tr>
<tr>
<td>ST(i) ← ST(i) – ST(0)</td>
<td>11011 110 : 1110 0 ST(i)</td>
</tr>
<tr>
<td><strong>FTST – Test</strong></td>
<td></td>
</tr>
<tr>
<td><strong>FUCOM – Unordered Compare Real</strong></td>
<td></td>
</tr>
<tr>
<td><strong>FUCOMP – Unordered Compare Real and Pop</strong></td>
<td></td>
</tr>
<tr>
<td><strong>FUCOMPP – Unordered Compare Real and Pop Twice</strong></td>
<td></td>
</tr>
<tr>
<td><strong>FUCOMI – Unordered Compare Real and Set EFLAGS</strong></td>
<td></td>
</tr>
<tr>
<td><strong>FUCOMIP – Unordered Compare Real, Set EFLAGS, and Pop</strong></td>
<td></td>
</tr>
<tr>
<td><strong>FXAM – Examine</strong></td>
<td></td>
</tr>
<tr>
<td><strong>FXCH – Exchange ST(0) and ST(i)</strong></td>
<td></td>
</tr>
<tr>
<td><strong>FXTRACT – Extract Exponent and Significand</strong></td>
<td></td>
</tr>
<tr>
<td><strong>FYL2X – ST(1) × log₂(ST(0))</strong></td>
<td>11011 001 : 1111 0001</td>
</tr>
<tr>
<td><strong>FYL2XP1 – ST(1) × log₂(ST(0) + 1.0)</strong></td>
<td>11011 001 : 1111 1001</td>
</tr>
<tr>
<td><strong>FWAIT – Wait until FPU Ready</strong></td>
<td>1001 1011</td>
</tr>
</tbody>
</table>
## INSTRUCTION FORMATS AND ENCODINGS

### B.13 VMX INSTRUCTIONS

Table B-35 describes virtual-machine extensions (VMX).

### Table B-35. Encodings for VMX Instructions

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>VMCALL—Call to VM Monitor</strong>&lt;br&gt;Call VMM: causes VM exit.</td>
<td>00001111 00000001 11000001</td>
</tr>
<tr>
<td><strong>VMCLEAR—Clear Virtual-Machine Control Structure</strong>&lt;br&gt;mem32:VMCS_data_ptr</td>
<td>01100110 00001111 11000111: mod 110 r/m</td>
</tr>
<tr>
<td>mem64:VMCS_data_ptr</td>
<td>01100110 00001111 11000111: mod 110 r/m</td>
</tr>
<tr>
<td><strong>VMLAUNCH—Launch Virtual Machine</strong>&lt;br&gt;Launch VM managed by Current_VMCS</td>
<td>00001111 00000001 11000010</td>
</tr>
<tr>
<td><strong>VMRESUME—Resume Virtual Machine</strong>&lt;br&gt;Resume VM managed by Current_VMCS</td>
<td>00001111 00000001 11000011</td>
</tr>
<tr>
<td><strong>VMPTRLD—Load Pointer to Virtual-Machine Control Structure</strong>&lt;br&gt;mem32 to Current_VMCS_ptr</td>
<td>00001111 11000111: mod 110 r/m</td>
</tr>
<tr>
<td>mem64 to Current_VMCS_ptr</td>
<td>00001111 11000111: mod 110 r/m</td>
</tr>
<tr>
<td><strong>VMPTRST—Store Pointer to Virtual-Machine Control Structure</strong>&lt;br&gt;Current_VMCS_ptr to mem32</td>
<td>00001111 11000111: mod 111 r/m</td>
</tr>
<tr>
<td>Current_VMCS_ptr to mem64</td>
<td>00001111 11000111: mod 111 r/m</td>
</tr>
<tr>
<td><strong>VMREAD—Read Field from Virtual-Machine Control Structure</strong>&lt;br&gt;r32 (VMCS_fieldn) to r32</td>
<td>00001111 01111000: 11 reg2 reg1</td>
</tr>
<tr>
<td>r32 (VMCS_fieldn) to mem32</td>
<td>00001111 01111000: mod r32 r/m</td>
</tr>
<tr>
<td>r64 (VMCS_fieldn) to r64</td>
<td>00001111 01111000: 11 reg2 reg1</td>
</tr>
<tr>
<td>r64 (VMCS_fieldn) to mem64</td>
<td>00001111 01111000: mod r64 r/m</td>
</tr>
<tr>
<td><strong>VMWRITE—Write Field to Virtual-Machine Control Structure</strong>&lt;br&gt;r32 to r32 (VMCS_fieldn)</td>
<td>00001111 01111000: mod r32 r/m</td>
</tr>
<tr>
<td>mem32 to r32 (VMCS_fieldn)</td>
<td>00001111 01111000: mod r32 r/m</td>
</tr>
<tr>
<td>r64 to r64 (VMCS_fieldn)</td>
<td>00001111 01111000: 11 reg2 reg1</td>
</tr>
<tr>
<td>mem64 to r64 (VMCS_fieldn)</td>
<td>00001111 01111000: mod r64 r/m</td>
</tr>
</tbody>
</table>
### INSTRUCTION FORMATS AND ENCODINGS

**Table B-35. Encodings for VMX Instructions**

<table>
<thead>
<tr>
<th>Instruction and Format</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>VMXOFF—Leave VMX Operation</td>
<td>Leave VMX. 00001111 00000001 11000100</td>
</tr>
<tr>
<td>VMXON—Enter VMX Operation</td>
<td>Enter VMX. 11110011 00001111 11000111: mod 110 r/m</td>
</tr>
</tbody>
</table>
INSTRUCTION FORMATS AND ENCODINGS
The two tables in this appendix itemize the Intel C/C++ compiler intrinsics and functional equivalents for the Intel MMX technology, SSE, SSE2, SSE3, and SSSE3 instructions.

There may be additional intrinsics that do not have an instruction equivalent. It is strongly recommended that the reader reference the compiler documentation for the complete list of supported intrinsics. Please refer to http://www.intel.com/support/performancetools/.

Table C-1 presents simple intrinsics and Table C-2 presents composite intrinsics. Some intrinsics are "composites" because they require more than one instruction to implement them.

Intel C/C++ Compiler intrinsic names reflect the following naming conventions:

`_mm_<intrin_op>_<suffix>`

where:

- `<intrin_op>` Indicates the intrinsics basic operation; for example, add for addition and sub for subtraction
- `<suffix>` Denotes the type of data operated on by the instruction. The first one or two letters of each suffix denotes whether the data is packed (p), extended packed (ep), or scalar (s).

The remaining letters denote the type:

- `s` single-precision floating point
- `d` double-precision floating point
- `i128` signed 128-bit integer
- `i64` signed 64-bit integer
- `u64` unsigned 64-bit integer
- `i32` signed 32-bit integer
- `u32` unsigned 32-bit integer
- `i16` signed 16-bit integer
- `u16` unsigned 16-bit integer
- `i8` signed 8-bit integer
- `u8` unsigned 8-bit integer

The variable `r` is generally used for the intrinsic's return value. A number appended to a variable name indicates the element of a packed object. For example, `r0` is the lowest word of `r`. 
The packed values are represented in right-to-left order, with the lowest value being used for scalar operations. Consider the following example operation:

```c
double a[2] = {1.0, 2.0};
__m128d t = _mm_load_pd(a);
```

The result is the same as either of the following:

```c
__m128d t = _mm_set_pd(2.0, 1.0);
__m128d t = _mm_setr_pd(1.0, 2.0);
```

In other words, the XMM register that holds the value t will look as follows:

```
    2.0
  127 64 63 0
    1.0
```

The "scalar" element is 1.0. Due to the nature of the instruction, some intrinsics require their arguments to be immediates (constant integer literals).

To use an intrinsic in your code, insert a line with the following syntax:

```c
data_type intrinsic_name (parameters)
```

Where:

- `data_type` is the return data type, which can be either void, int, __m64, __m128, __m128d, or __m128i. Only the _mm_empty intrinsic returns void.
- `intrinsic_name` is the name of the intrinsic, which behaves like a function that you can use in your C/C++ code instead of in-lining the actual instruction.
- `parameters` represents the parameters required by each intrinsic.

### C.1 SIMPLE INTRINSICS

**NOTE**

For detailed descriptions of the intrinsics in Table C-1, see the corresponding mnemonic in Chapter 3 in the "Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A", or Chapter 4, “Instruction Set Reference, N-Z” in the "Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B".
### Table C-1. Simple Intrinsics

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Intrinsic</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDPD</td>
<td>__m128d_mm_add_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>ADDPS</td>
<td>__m128_mm_add_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>ADDSD</td>
<td>__m128d_mm_add_sd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>ADDSS</td>
<td>__m128_mm_add_ss(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>ADDSUBPD</td>
<td>__m128d_mm_addsub_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>ADDSUBPS</td>
<td>__m128_mm_addsub_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>ANDNPD</td>
<td>__m128d_mm_andnot_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>ANDNPS</td>
<td>__m128_mm_andnot_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>ANDPD</td>
<td>__m128d_mm_and_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>ANDPS</td>
<td>__m128_mm_and_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>CLFLUSH</td>
<td>void __mm_clflush(void const *p)</td>
</tr>
<tr>
<td>CMPPD</td>
<td>__m128d_mm_cmpeq_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>CMPPS</td>
<td>__m128_mm_cmpeq_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>CMPPD</td>
<td>__m128d_mm_cmple_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>CMPPS</td>
<td>__m128_mm_cmple_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>CMPPD</td>
<td>__m128d_mm_cmplt_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>CMPPS</td>
<td>__m128_mm_cmplt_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>CMPPD</td>
<td>__m128d_mm_cmpgt_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>CMPPS</td>
<td>__m128_mm_cmpgt_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>CMPPD</td>
<td>__m128d_mm_cmpge_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>CMPPS</td>
<td>__m128_mm_cmpge_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>CMPPD</td>
<td>__m128d_mm_cmpgt_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>CMPPS</td>
<td>__m128_mm_cmpgt_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>CMPPD</td>
<td>__m128d_mm_cmpge_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>CMPPS</td>
<td>__m128_mm_cmpge_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>CMPPD</td>
<td>__m128d_mm_cmpnle_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>CMPPS</td>
<td>__m128_mm_cmpnle_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>CMPPD</td>
<td>__m128d_mm_cmpngt_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>CMPPS</td>
<td>__m128_mm_cmpngt_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>CMPPD</td>
<td>__m128d_mm_cmpnge_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>CMPPS</td>
<td>__m128_mm_cmpnge_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>CMPPD</td>
<td>__m128d_mm_cmpord_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>CMPPS</td>
<td>__m128_mm_cmpord_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>CMPPD</td>
<td>__m128d_mm_cmpunord_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>CMPPS</td>
<td>__m128_mm_cmpunord_ps(__m128 a, __m128 b)</td>
</tr>
</tbody>
</table>
### Table C-1. Simple Intrinsics (Contd.)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Intrinsic</th>
</tr>
</thead>
<tbody>
<tr>
<td>__m128_mm_cmpord_ps(__m128 a, __m128 b)</td>
<td></td>
</tr>
<tr>
<td>__m128_mm_cmpunord_ps(__m128 a, __m128 b)</td>
<td></td>
</tr>
<tr>
<td>__m128_mm_cmpnle_ps(__m128 a, __m128 b)</td>
<td></td>
</tr>
<tr>
<td>__m128d_mm_cmpeq_sd(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>__m128d_mm_cmplt_sd(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>__m128d_mm_cmplesd(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>__m128d_mm_cmpgtsd(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>__m128d_mm_cmpgesd(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>__m128d_mm_cmpordd(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>__m128d_mm_cmpunordd(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>__m128d_mm_cmpltss(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>__m128d_mm_cmplesss(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>__m128d_mm_cmpgtsss(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>__m128d_mm_cmpgesss(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>__m128d_mm_cmpordss(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>__m128d_mm_cmpunordss(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>int_mm_comieq_sd(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>int_mm_comilt_sd(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>int_mm_comile_sd(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>int_mm_comigt_sd(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>int_mm_comige_sd(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>int_mm_comineq_sd(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>int_mm_comilt_sd(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>int_mm_comile_sd(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>int_mm_comigt_sd(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>int_mm_comige_sd(__m128d a, __m128d b)</td>
<td></td>
</tr>
<tr>
<td>int_mm_comineq_sd(__m128d a, __m128d b)</td>
<td></td>
</tr>
</tbody>
</table>
**INTEL® C/C++ COMPILER INTRINSICS AND FUNCTIONAL EQUIVALENTS**

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Intrinsic</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>COMISS</code></td>
<td><code>int _mm_comieq_ss(__m128 a, __m128 b)</code></td>
</tr>
<tr>
<td></td>
<td><code>int _mm_comilt_ss(__m128 a, __m128 b)</code></td>
</tr>
<tr>
<td></td>
<td><code>int _mm_comilee_ss(__m128 a, __m128 b)</code></td>
</tr>
<tr>
<td></td>
<td><code>int _mm_comigt_ss(__m128 a, __m128 b)</code></td>
</tr>
<tr>
<td></td>
<td><code>int _mm_comigeee_ss(__m128 a, __m128 b)</code></td>
</tr>
<tr>
<td></td>
<td><code>int _mm_comineq_ss(__m128 a, __m128 b)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTDQ2PD __m128d _mm_cvtepi32_pd(__m128i a)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTDQ2PS __m128d _mm_cvtepi32_ps(__m128i a)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTPD2DO __m128i _mm_cvtpd_epi32(__m128d a)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTPD2PO __m128i _mm_cvtepdi32(__m128d a)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTPD2PS __m128d _mm_cvtedpd_epi32(__m128d a)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTPD2PS __m128d _mm_cvtedpd_epi32(__m128d a)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTI2PD __m128d _mm_cvti32_ps(__m128d a)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTI2PS __m128d _mm_cvti32_ps(__m128d a)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTPS2DQ __m128d _mm_cvti32_epi32(__m128d a)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTPS2PD __m128d _mm_cvtps_epi32(__m128d a)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTPS2PS __m128d _mm_cvtps_epi32(__m128d a)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTSD2PI __m128d _mm_cvtsi32_pi32(__m128d a)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTSD2SI __m128d _mm_cvtsi32_sd(__m128d a)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTSS2DI __m128d _mm_cvtsi32_sd(__m128d a)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTSS2SI __m128d _mm_cvtsi32_sd(__m128d a)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTTPD2DI __m128d _mm_cvttpd_epi32(__m128d a)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTTPD2PI __m128d _mm_cvttpd_epi32(__m128d a)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTTPS2DI __m128d _mm_cvttps_epi32(__m128d a)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTTPS2PI __m128d _mm_cvttps_epi32(__m128d a)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTTSD2SI __m128d _mm_cvtsi32_si64(int i)</code></td>
</tr>
<tr>
<td></td>
<td><code>CVTTSS2SI __m128d _mm_cvtsi32_si64(int i)</code></td>
</tr>
</tbody>
</table>
### Table C-1. Simple Intrinsics (Contd.)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Intrinsic</th>
</tr>
</thead>
<tbody>
<tr>
<td>int _mm_cvtsi64_si32(__m64 m)</td>
<td>DIVPD __m128d_mm_div_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>DIVPS</td>
<td>__m128 _mm_div_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>DIVSD</td>
<td>__m128d __m128d _mm_div_sd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>DIVSS</td>
<td>__m128 _mm_div_ss(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>EMMS</td>
<td>void _mm_empty()</td>
</tr>
<tr>
<td>HADDPD</td>
<td>__m128d _mm_hadd_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>HADDPS</td>
<td>__m128 _mm_hadd_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>HSUBPD</td>
<td>__m128d _mm_hsub_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>HSUBPS</td>
<td>__m128 _mm_hsub_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>LDDQU</td>
<td>__m128i _mm_lddqu_si128(__m128i const *p)</td>
</tr>
<tr>
<td>LDMXCSR</td>
<td>__mm_setcsr(unsigned int i)</td>
</tr>
<tr>
<td>LFENCE</td>
<td>void _mm lfence()</td>
</tr>
<tr>
<td>MASKMOVQ</td>
<td>void _mm_maskmoveu_si128(__m128i d, __m128i n, char *p)</td>
</tr>
<tr>
<td>MAXPD</td>
<td>__m128d _mm_max_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>MAXPS</td>
<td>__m128 _mm_max_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>MAXSD</td>
<td>__m128d _mm_max_sd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>MAXSS</td>
<td>__m128 _mm_max_ss(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>MFENCE</td>
<td>void _mm mfence()</td>
</tr>
<tr>
<td>MMNPD</td>
<td>__m128d _mm_min_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>MINPS</td>
<td>__m128 _mm_min_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>MINSD</td>
<td>__m128d _mm_min_sd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>MINSS</td>
<td>__m128 _mm_min_ss(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>MONITOR</td>
<td>void _mm_monitor(void const *p, unsigned extensions, unsigned hints)</td>
</tr>
<tr>
<td>MOVAPD</td>
<td>__m128d _mm_load_pd(double * p)</td>
</tr>
<tr>
<td>MOVAPS</td>
<td>__m128 _mm_load_ps(float * p)</td>
</tr>
<tr>
<td>MOVD</td>
<td>__m128i _mm_cvtsi32_si128(int a)</td>
</tr>
<tr>
<td></td>
<td>int _mm_cvtsi128_si32(__m128i a)</td>
</tr>
<tr>
<td></td>
<td>__m64 _mm_cvtsi32_si64(int a)</td>
</tr>
<tr>
<td></td>
<td>int _mm_cvtsi64_si32(__m64 a)</td>
</tr>
</tbody>
</table>
### Table C-1. Simple Intrinsics (Contd.)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Intrinsic</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOVDDUP</td>
<td>__m128d_mm_movedup_pd(__m128d a)</td>
</tr>
<tr>
<td></td>
<td>__m128d_mm_loaddup_pd(double const * dp)</td>
</tr>
<tr>
<td>MOVDAQ</td>
<td>__m128i_mm_load_si128(__m128i * p)</td>
</tr>
<tr>
<td></td>
<td>void_mm_store_si128(__m128i * p, __m128i a)</td>
</tr>
<tr>
<td>MOVDQU</td>
<td>__m128i_mm_loadu_si128(__m128i * p)</td>
</tr>
<tr>
<td></td>
<td>void_mm_storeu_si128(__m128i * p, __m128i a)</td>
</tr>
<tr>
<td>MOVDDQ2Q</td>
<td>__m64__mm_movemi64_pi64(__m128i a)</td>
</tr>
<tr>
<td>MOVHPS</td>
<td>__m128_mm_movehi_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>MOVHPD</td>
<td>__m128d_mm_loadh_pd(__m128d a, double * p)</td>
</tr>
<tr>
<td></td>
<td>void_mm_storeh_pd(double * p, __m128d a)</td>
</tr>
<tr>
<td>MOVHPS</td>
<td>__m128_mm_loadh_pi(__m128 a, __m64 * p)</td>
</tr>
<tr>
<td></td>
<td>void_mm_storeh_pi(__m64 * p, __m128 a)</td>
</tr>
<tr>
<td>MOVLPD</td>
<td>__m128d_mm_loadl_pd(__m128d a, double * p)</td>
</tr>
<tr>
<td></td>
<td>void_mm_storel_pd(double * p, __m128d a)</td>
</tr>
<tr>
<td>MOVLPD</td>
<td>__m128d_mm_loadl_pi(__m128 a, __m64 * p)</td>
</tr>
<tr>
<td></td>
<td>void_mm_storel_pi(__m64 * p, __m128 a)</td>
</tr>
<tr>
<td>MOVLPD</td>
<td>__m128d_mm_movelh_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>MOVLPD</td>
<td>int__mm_movemask_pd(__m128d a)</td>
</tr>
<tr>
<td>MOVMSKP</td>
<td>int__mm_movemask_ps(__m128 a)</td>
</tr>
<tr>
<td>MOVNTDQ</td>
<td>void_mm_stream_si128(__m128i * p, __m128i a)</td>
</tr>
<tr>
<td>MOVNTPD</td>
<td>void_mm_stream_pd(double * p, __m128d a)</td>
</tr>
<tr>
<td>MOVNTPS</td>
<td>void_mm_stream_ps(float * p, __m128 a)</td>
</tr>
<tr>
<td>MOVNTI</td>
<td>void_mm_stream_si32(int * p, int a)</td>
</tr>
<tr>
<td>MOVNTQ</td>
<td>void_mm_stream_pi(__m64 * p, __m64 a)</td>
</tr>
<tr>
<td>MOVQ</td>
<td>__m128i_mm_loadl_epi64(__m128i * p)</td>
</tr>
<tr>
<td></td>
<td>void_mm_storel_epi64(__m128i * p, __m128i a)</td>
</tr>
<tr>
<td>MOVQ2QDQ</td>
<td>__m128i_mm_move_epi64(__m128i * p)</td>
</tr>
<tr>
<td>MOVSD</td>
<td>__m128d_mm_load_sd(double * p)</td>
</tr>
<tr>
<td></td>
<td>void_mm_store_sd(double * p, __m128d a)</td>
</tr>
<tr>
<td>MOVSD</td>
<td>__m128d_mm_move_sd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>MOVSHDUP</td>
<td>__m128_mm_movehdup_ps(__m128 a)</td>
</tr>
<tr>
<td>MOVSLDUP</td>
<td>__m128_mm_movedup_ps(__m128 a)</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Intrinsic</td>
</tr>
<tr>
<td>----------</td>
<td>-----------</td>
</tr>
<tr>
<td>MOVSS</td>
<td>__m128_mm_load_ss(float * p)</td>
</tr>
<tr>
<td></td>
<td>void_mm_store_ss(float * p, __m128 a)</td>
</tr>
<tr>
<td></td>
<td>__m128_mm_move_ss(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>MOVUPD</td>
<td>__m128d_mm_loadu_pd(double * p)</td>
</tr>
<tr>
<td></td>
<td>void_mm_storeu_pd(double *p, __m128d a)</td>
</tr>
<tr>
<td>MOVUPS</td>
<td>__m128_mm_loadu_ps(float * p)</td>
</tr>
<tr>
<td></td>
<td>void_mm_storeu_ps(float *p, __m128 a)</td>
</tr>
<tr>
<td>MULPD</td>
<td>__m128d_mm_mul_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>MULPS</td>
<td>__m128_mm_mul_ss(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>MULSD</td>
<td>__m128d_mm_mul_sd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>MULSS</td>
<td>__m128_mm_mul_ss(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>MWAIT</td>
<td>void_mm_mwait(unsigned extensions, unsigned hints)</td>
</tr>
<tr>
<td>ORPD</td>
<td>__m128d_mm_or_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>ORPS</td>
<td>__m128_mm_or_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>PABSB</td>
<td>__m64_mm_abs_pi8(__m64 a)</td>
</tr>
<tr>
<td></td>
<td>__m128i_mm_abs_epi8(__m128i a)</td>
</tr>
<tr>
<td>PABSD</td>
<td>__m64_mm_abs_pi32(__m64 a)</td>
</tr>
<tr>
<td></td>
<td>__m128i_mm_abs_epi32(__m128i a)</td>
</tr>
<tr>
<td>PABSW</td>
<td>__m64_mm_abs_pi16(__m64 a)</td>
</tr>
<tr>
<td></td>
<td>__m128i_mm_abs_epi16(__m128i a)</td>
</tr>
<tr>
<td>PACKSSWB</td>
<td>__m128i_mm_packs_epi16(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PACKSSWB</td>
<td>__m64_mm_packs_pi16(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PACKSSDW</td>
<td>__m128i_mm_packs_epi32(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PACKSSDW</td>
<td>__m64_mm_packs_pi32(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PACKUSWB</td>
<td>__m128i_mm_packus_epi16(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PACKUSWB</td>
<td>__m64_mm_packus_pi16(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PADDDB</td>
<td>__m128i_mm_add_epi8(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PADDDB</td>
<td>__m64_mm_add_epi8(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PADDW</td>
<td>__m128i_mm_addw_epi16(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PADDW</td>
<td>__m64_mm_addw_epi16(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PADDQ</td>
<td>__m128i_mm_add_epi64(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PADDQ</td>
<td>__m64_mm_add_epi64(__m64 m1, __m64 m2)</td>
</tr>
</tbody>
</table>
### Table C-1. Simple Intrinsics (Contd.)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Intrinsic</th>
</tr>
</thead>
<tbody>
<tr>
<td>PADDQ</td>
<td>__m64 __mm_add_si64(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PADDQB</td>
<td>__m128i __mm_adds_epi8(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PADDSP</td>
<td>__m64 __mm_adds_p8(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PADDSPW</td>
<td>__m128i __mm_adds_epi16(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PADDUSB</td>
<td>__m128i __mm_adds_epu8(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PADDUSBW</td>
<td>__m64 __mm_adds_pu8(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PADDUSW</td>
<td>__m128i __mm_adds_epu16(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PADDUSW</td>
<td>__m64 __mm_adds_pu16(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PALIGNR</td>
<td>__m64 __mm_alignr_pi8 (__m64 a, __m64 b, int n)</td>
</tr>
<tr>
<td></td>
<td>__m128i __mm_alignr_epi8 (__m128i a, __m128i b, int n)</td>
</tr>
<tr>
<td>PAND</td>
<td>__m128i __mm_and_si128(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PAND</td>
<td>__m64 __mm_and_si64(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PANDN</td>
<td>__m128i __mm_andnot_si128(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PANDN</td>
<td>__m64 __mm_andnot_si64(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PAUSE</td>
<td>void __mm_pause(void)</td>
</tr>
<tr>
<td>PAVGB</td>
<td>__m128i __mm_avg_epi8(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PAVGB</td>
<td>__m64 __mm_avg_pu8(__m64 a, __m64 b)</td>
</tr>
<tr>
<td>PAVGW</td>
<td>__m128i __mm_avg_epi16(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PAVGW</td>
<td>__m64 __mm_avg_pu16(__m64 a, __m64 b)</td>
</tr>
<tr>
<td>PCMPEQB</td>
<td>__m128i __mm_cmpeq_epi8(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PCMPEQB</td>
<td>__m64 __mm_cmpeq_p8(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PCMPEQW</td>
<td>__m128i __mm_cmpeq_epi16(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PCMPEQW</td>
<td>__m64 __mm_cmpeq_p16(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PCMPEQD</td>
<td>__m128i __mm_cmpeq_epi32(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PCMPEQD</td>
<td>__m64 __mm_cmpeq_p32(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PCMPGTB</td>
<td>__m128i __mm_cmpgt_epi8(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PCMPGTB</td>
<td>__m64 __mm_cmpgt_p8(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PCMPGTW</td>
<td>__m128i __mm_cmpgt_epi16(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PCMPGTW</td>
<td>__m64 __mm_cmpgt_p16(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PCMPGTD</td>
<td>__m128i __mm_cmpgt_epi32(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PCMPGTD</td>
<td>__m64 __mm_cmpgt_p32(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PEXTRW</td>
<td>int __mm_extract_epi16(__m128i a, int n)</td>
</tr>
</tbody>
</table>
### Table C-1. Simple Intrinsics (Contd.)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Intrinsic</th>
</tr>
</thead>
<tbody>
<tr>
<td>PEXTRW</td>
<td>int _mm_extract_pi16(__m64 a, int n)</td>
</tr>
<tr>
<td>PHADD</td>
<td>__m64 _mm_hadd_pi32 (__m64 a, __m64 b)</td>
</tr>
<tr>
<td></td>
<td>__m128i _mm_hadd_epi32 (__m128i a, __m128i b)</td>
</tr>
<tr>
<td>PHADDW</td>
<td>__m64 _mm_haddx_pi16 (__m64 a, __m64 b)</td>
</tr>
<tr>
<td></td>
<td>__m128i _mm_haddx_epi16 (__m128i a, __m128i b)</td>
</tr>
<tr>
<td>PHSUBD</td>
<td>__m64 _mm_hsub_pi32 (__m64 a, __m64 b)</td>
</tr>
<tr>
<td></td>
<td>__m128i _mm_hsub_epi32 (__m128i a, __m128i b)</td>
</tr>
<tr>
<td>PHSUBSW</td>
<td>__m64 _mm_hsubsw_pi16 (__m64 a, __m64 b)</td>
</tr>
<tr>
<td></td>
<td>__m128i _mm_hsubsw_epi16 (__m128i a, __m128i b)</td>
</tr>
<tr>
<td>PHSUBW</td>
<td>__m64 _mm_hsubb_pi16 (__m64 a, __m64 b)</td>
</tr>
<tr>
<td></td>
<td>__m128i _mm_hsubb_epi16 (__m128i a, __m128i b)</td>
</tr>
<tr>
<td>PINSRW</td>
<td>__m64 _mm_insert_epi16(__m64 a, int d, int n)</td>
</tr>
<tr>
<td>PINSRW</td>
<td>__m64 _mm_insert_pi16(__m64 a, int d, int n)</td>
</tr>
<tr>
<td>PMADDUSBW</td>
<td>__m64 _mm_maddubs_pi16 (__m64 a, __m64 b)</td>
</tr>
<tr>
<td></td>
<td>__m128i _mm_maddubs_epi16 (__m128i a, __m128i b)</td>
</tr>
<tr>
<td>PMADDWD</td>
<td>__m128i _mm_maddx_pi16(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PMADDWD</td>
<td>__m128i _mm_maddx_epi16(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PMAXSW</td>
<td>__m128i _mm_max_epi16(__m128i a, __m128i b)</td>
</tr>
<tr>
<td>PMAXSW</td>
<td>__m64 _mm_max_epi16(__m64 a, __m64 b)</td>
</tr>
<tr>
<td>PMAXUB</td>
<td>__m128i _mm_max_epu8(__m128i a, __m128i b)</td>
</tr>
<tr>
<td>PMAXUB</td>
<td>__m64 _mm_max_epu8(__m64 a, __m64 b)</td>
</tr>
<tr>
<td>PMINSW</td>
<td>__m128i _mm_min_epi16(__m128i a, __m128i b)</td>
</tr>
<tr>
<td>PMINSW</td>
<td>__m64 _mm_min_epi16(__m64 a, __m64 b)</td>
</tr>
<tr>
<td>PMINUB</td>
<td>__m128i _mm_min_epu8(__m128i a, __m128i b)</td>
</tr>
<tr>
<td>PMINUB</td>
<td>__m64 _mm_min_epu8(__m64 a, __m64 b)</td>
</tr>
<tr>
<td>PMOVMSKB</td>
<td>int _mm_movemask_epi8(__m128i a)</td>
</tr>
<tr>
<td>PMOVMSKB</td>
<td>int _mm_movemask_pi8(__m64 a)</td>
</tr>
<tr>
<td>PMULHRSW</td>
<td>__m64 _mm_mulhrs_pi16 (__m64 a, __m64 b)</td>
</tr>
<tr>
<td></td>
<td>__m128i _mm_mulhrs_epi16 (__m128i a, __m128i b)</td>
</tr>
<tr>
<td>PMULHUUW</td>
<td>__m128i _mm_mulhi_epu16(__m128i a, __m128i b)</td>
</tr>
<tr>
<td>PMULHUUW</td>
<td>__m64 _mm_mulhi_epi16(__m64 a, __m64 b)</td>
</tr>
<tr>
<td>Mnemonic</td>
<td>Intrinsic</td>
</tr>
<tr>
<td>-----------</td>
<td>---------------------------------------------------------------------------</td>
</tr>
<tr>
<td>PMULHW</td>
<td>__m128i _mm_mulhi_epi16(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PMULHW</td>
<td>__m64 _mm_mulhi_pi16(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PMULLW</td>
<td>__m128i _mm_mullo_epi16(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PMULLW</td>
<td>__m64 _mm_mullo_pi16(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PMULUDQ</td>
<td>__m64 _mm_mul_su32(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td></td>
<td>__m128i _mm_mul_epu32(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td></td>
<td>__m128i _mm_or_si128(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td></td>
<td>__m128i _mm_or_si64(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td></td>
<td>void _mm_prefetch(char *a, int sel)</td>
</tr>
<tr>
<td>PSADBW</td>
<td>__m128i _mm_sad Epu8(__m128i a, __m128i b)</td>
</tr>
<tr>
<td>PSADBW</td>
<td>__m64 _mm_sad_pu8(__m64 a, __m64 b)</td>
</tr>
<tr>
<td>PSHUFB</td>
<td>__m64 _mm_shuffle_p8 (__m64 a, __m64 b)</td>
</tr>
<tr>
<td></td>
<td>__m128i _mm_shuffle_epi8 (__m128i a, __m128i b)</td>
</tr>
<tr>
<td>PSHUFD</td>
<td>__m128i _mm_shuffle_epi32(__m128i a, __m128i b)</td>
</tr>
<tr>
<td>PSHUFH</td>
<td>__m128i _mm_shufflehi_epi16(__m128i a, __m128i b)</td>
</tr>
<tr>
<td>PSHUFL</td>
<td>__m128i _mm_shufflelo_epi16(__m128i a, __m128i b)</td>
</tr>
<tr>
<td>PSLLW</td>
<td>__m128i _mm_slli_epi16(__m128i m, __m128i count)</td>
</tr>
<tr>
<td>PSLLW</td>
<td>__m128i _mm_slli_epi16(__m128i m, __m128i count)</td>
</tr>
<tr>
<td>PSLLW</td>
<td>__m64 _mm_slli_epi16(__m64 m, __m64 count)</td>
</tr>
<tr>
<td>PSLLW</td>
<td>__m64 _mm_slli_epi16(__m64 m, __m64 count)</td>
</tr>
<tr>
<td>PSLLD</td>
<td>__m128i _mm_slli_epi32(__m128i m, __m128i count)</td>
</tr>
<tr>
<td>PSLLD</td>
<td>__m128i _mm_slli_epi32(__m128i m, __m128i count)</td>
</tr>
<tr>
<td>PSLLD</td>
<td>__m64 _mm_slli_epi32(__m64 m, __m64 count)</td>
</tr>
<tr>
<td>PSLLD</td>
<td>__m64 _mm_slli_epi32(__m64 m, __m64 count)</td>
</tr>
<tr>
<td>PSLLQ</td>
<td>__m64 _mm_slli_epi64(__m64 m, __m64 count)</td>
</tr>
<tr>
<td>PSLLQ</td>
<td>__m64 _mm_slli_epi64(__m64 m, __m64 count)</td>
</tr>
</tbody>
</table>
## Table C-1. Simple Intrinsics (Contd.)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Intrinsic</th>
</tr>
</thead>
<tbody>
<tr>
<td>PSLLQ</td>
<td>__m128i_mm_sll_epi64(__m128i m, __m128i count)</td>
</tr>
<tr>
<td></td>
<td>__m128i_mm_sllepi64(__m128i m, int count)</td>
</tr>
<tr>
<td>PSLLDQ</td>
<td>__m128i_mm_sll_si128(__m128i m, int imm)</td>
</tr>
<tr>
<td>PSRAW</td>
<td>__m128i_mm_sra_epi16(__m128i m, __m128i count)</td>
</tr>
<tr>
<td></td>
<td>__m128i_mm_sra_epi16(__m128i m, int count)</td>
</tr>
<tr>
<td>PSRAW</td>
<td>__m64_mm_sra_epi16(__m64 m, __m64 count)</td>
</tr>
<tr>
<td></td>
<td>__m64_mm_sra_epi16(__m64 m, int count)</td>
</tr>
<tr>
<td>PSRAD</td>
<td>__m128i_mm_sra_epi32 (__m128i m, __m128i count)</td>
</tr>
<tr>
<td></td>
<td>__m128i_mm_sra_epi32 (__m128i m, int count)</td>
</tr>
<tr>
<td>PSRAD</td>
<td>__m64_mm_sra_epi32 (__m64 m, __m64 count)</td>
</tr>
<tr>
<td></td>
<td>__m64_mm_sra_epi32 (__m64 m, int count)</td>
</tr>
<tr>
<td>PSRLW</td>
<td>__m128i_mm_srl_epi16 (__m128i m, __m128i count)</td>
</tr>
<tr>
<td></td>
<td>__m128i_mm_srl_epi16 (__m128i m, int count)</td>
</tr>
<tr>
<td></td>
<td>__m64_mm_srl_epi16 (__m64 m, __m64 count)</td>
</tr>
<tr>
<td></td>
<td>__m64_mm_srl_epi16 (__m64 m, int count)</td>
</tr>
<tr>
<td>PSRLD</td>
<td>__m128i_mm_srl_epi32 (__m128i m, __m128i count)</td>
</tr>
<tr>
<td></td>
<td>__m128i_mm_srl_epi32 (__m128i m, int count)</td>
</tr>
<tr>
<td>PSRLD</td>
<td>__m64_mm_srl_epi32 (__m64 m, __m64 count)</td>
</tr>
<tr>
<td></td>
<td>__m64_mm_srl_epi32 (__m64 m, int count)</td>
</tr>
<tr>
<td>PSRLQ</td>
<td>__m128i_mm_srl_epi64 (__m128i m, __m128i count)</td>
</tr>
<tr>
<td></td>
<td>__m128i_mm_srl_epi64 (__m128i m, int count)</td>
</tr>
<tr>
<td>PSRLQ</td>
<td>__m64_mm_srl_epi64 (__m64 m, __m64 count)</td>
</tr>
<tr>
<td></td>
<td>__m64_mm_srl_epi64 (__m64 m, int count)</td>
</tr>
<tr>
<td>PSRLDQ</td>
<td>__m128i_mm_srl_si128(__m128i m, __m128i count)</td>
</tr>
<tr>
<td>PSUBB</td>
<td>__m128i_mm_sub_epi8(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PSUBB</td>
<td>__m64_mm_sub_epi8(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PSUBW</td>
<td>__m128i_mm_sub_epi16(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PSUBW</td>
<td>__m64_mm_sub_epi16(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PSUBD</td>
<td>__m128i_mm_sub_epi32(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PSUBD</td>
<td>__m64_mm_sub_epi32(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PSUBQ</td>
<td>__m128i_mm_sub_epi64(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td>PSUBQ</td>
<td>__m64_mm_sub_epi64(__m64 m1, __m64 m2)</td>
</tr>
<tr>
<td>PSUBSB</td>
<td>__m128i_mm_sub_epi8(__m128i m1, __m128i m2)</td>
</tr>
<tr>
<td></td>
<td>__m128i_mm_sub_epi8(__m128i m1, __m128i m2)</td>
</tr>
</tbody>
</table>
### Table C-1. Simple Intrinsics (Contd.)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Intrinsic</th>
</tr>
</thead>
<tbody>
<tr>
<td>PSUBSB</td>
<td>_m64 _mm_subs_pi8(_m64 m1, _m64 m2)</td>
</tr>
<tr>
<td>PSUBSW</td>
<td>_m128i _mm_subs_epi16(_m128i m1, _m128i m2)</td>
</tr>
<tr>
<td>PSUBSW</td>
<td>_m64 _mm_subs_pi16(_m64 m1, _m64 m2)</td>
</tr>
<tr>
<td>PSUBUSB</td>
<td>_m128i _mm_subs_epu8(_m128i m1, _m128i m2)</td>
</tr>
<tr>
<td>PSUBUSB</td>
<td>_m64 _mm_subs_pu8(_m64 m1, _m64 m2)</td>
</tr>
<tr>
<td>PSUBUSW</td>
<td>_m128i _mm_subs_epi16(_m128i m1, _m128i m2)</td>
</tr>
<tr>
<td>PSUBUSW</td>
<td>_m64 _mm_subs_pu16(_m64 m1, _m64 m2)</td>
</tr>
<tr>
<td>PUNPCKHBW</td>
<td>_m64 _mm_unpackhi_pi8(_m64 m1, _m64 m2)</td>
</tr>
<tr>
<td>PUNPCKHBW</td>
<td>_m128i _mm_unpackhi_epi8(_m128i m1, _m128i m2)</td>
</tr>
<tr>
<td>PUNPCKHWD</td>
<td>_m64 _mm_unpackhi_pi16(_m64 m1, _m64 m2)</td>
</tr>
<tr>
<td>PUNPCKHWD</td>
<td>_m128i _mm_unpackhi_epi16(_m128i m1, _m128i m2)</td>
</tr>
<tr>
<td>PUNPCKHDQ</td>
<td>_m64 _mm_unpackhi_pi32(_m64 m1, _m64 m2)</td>
</tr>
<tr>
<td>PUNPCKHDQ</td>
<td>_m128i _mm_unpackhi_epi32(_m128i m1, _m128i m2)</td>
</tr>
<tr>
<td>PUNPCKLBD</td>
<td>_m64 _mm_unpacklo_pi8(_m64 m1, _m64 m2)</td>
</tr>
<tr>
<td>PUNPCKLBD</td>
<td>_m128i _mm_unpacklo_epi8(_m128i m1, _m128i m2)</td>
</tr>
<tr>
<td>PUNPCKLWD</td>
<td>_m64 _mm_unpacklo_pi16(_m64 m1, _m64 m2)</td>
</tr>
<tr>
<td>PUNPCKLWD</td>
<td>_m128i _mm_unpacklo_epi16(_m128i m1, _m128i m2)</td>
</tr>
<tr>
<td>PUNPCKLDQ</td>
<td>_m64 _mm_unpacklo_pi32(_m64 m1, _m64 m2)</td>
</tr>
<tr>
<td>PUNPCKLDQ</td>
<td>_m128i _mm_unpacklo_epi32(_m128i m1, _m128i m2)</td>
</tr>
<tr>
<td>PXOR</td>
<td>_m64 _mm_xor_si64(_m64 m1, _m64 m2)</td>
</tr>
<tr>
<td>PXOR</td>
<td>_m128i _mm_xor_si128(_m128i m1, _m128i m2)</td>
</tr>
<tr>
<td>RCPPS</td>
<td>_m128 _mm_rcp_ps(_m128 a)</td>
</tr>
<tr>
<td>RCPSS</td>
<td>_m128 _mm_rcp_ss(_m128 a)</td>
</tr>
<tr>
<td>RSQRTPS</td>
<td>_m128 _mm_sqrt_ps(_m128 a)</td>
</tr>
<tr>
<td>RSQRTSS</td>
<td>_m128 _mm_sqrt_ss(_m128 a)</td>
</tr>
<tr>
<td>SFENCE</td>
<td>void _mm_sfence(_void)</td>
</tr>
<tr>
<td>SHUFPD</td>
<td>_m128d _mm_shuffle_pd(_m128d a, _m128d b, unsigned int _imm8)</td>
</tr>
<tr>
<td>SHUFPS</td>
<td>_m128d _mm_shuffle_ps(_m128 a, _m128 b, unsigned int _imm8)</td>
</tr>
<tr>
<td>SQRTPD</td>
<td>_m128d _mm_sqrt_pd(_m128d a)</td>
</tr>
<tr>
<td>SQRTPS</td>
<td>_m128d _mm_sqrt_ps(_m128 a)</td>
</tr>
<tr>
<td>SQRTSD</td>
<td>_m128d _mm_sqrt_sd(_m128d a)</td>
</tr>
</tbody>
</table>
### Table C-1. Simple Intrinsics (Contd.)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Intrinsic</th>
</tr>
</thead>
<tbody>
<tr>
<td>SQRTSS</td>
<td>__m128_mm_sqrt_ss(__m128 a)</td>
</tr>
<tr>
<td>STMXCSR</td>
<td>__m128_mm_sqrt_ss(__m128 a)</td>
</tr>
<tr>
<td>SUBPD</td>
<td>__m128_mm_sub_pd(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>SUBPS</td>
<td>__m128_mm_sub_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>SUBSD</td>
<td>__m128_mm_sub_sd(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>SUBSS</td>
<td>__m128_mm_sub_ss(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>UCOMISD</td>
<td>int_mm_ucomieq_sd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td></td>
<td>int_mm_ucomilt_sd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td></td>
<td>int_mm_ucomile_sd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td></td>
<td>int_mm_ucomigt_sd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td></td>
<td>int_mm_ucomige_sd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td></td>
<td>int_mm_ucomineq_sd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>UCOMISS</td>
<td>int_mm_ucomieq_ss(__m128 a, __m128 b)</td>
</tr>
<tr>
<td></td>
<td>int_mm_ucomilt_ss(__m128 a, __m128 b)</td>
</tr>
<tr>
<td></td>
<td>int_mm_ucomile_ss(__m128 a, __m128 b)</td>
</tr>
<tr>
<td></td>
<td>int_mm_ucomigt_ss(__m128 a, __m128 b)</td>
</tr>
<tr>
<td></td>
<td>int_mm_ucomige_ss(__m128 a, __m128 b)</td>
</tr>
<tr>
<td></td>
<td>int_mm_ucomineq_ss(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>UNPCKHPD</td>
<td>__m128d_mm_unpackhi_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>UNPCKHPS</td>
<td>__m128_mm_unpackhi_ps(__m128 a, __m128 b)</td>
</tr>
<tr>
<td>UNPCKLPD</td>
<td>__m128d_mm_unpacklo_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>UNPCKLPS</td>
<td>__m128d_mm_unpacklo_ps(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>XORPD</td>
<td>__m128d_mm_xor_pd(__m128d a, __m128d b)</td>
</tr>
<tr>
<td>XORPS</td>
<td>__m128d_mm_xor_ps(__m128d a, __m128d b)</td>
</tr>
</tbody>
</table>
## C.2  COMPOSITE INTRINSICS

Table C-2. Composite Intrinsics

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Intrinsic</th>
</tr>
</thead>
<tbody>
<tr>
<td>(composite)</td>
<td>__m128i_mm_set_epi64(__m64 q1, __m64 q0)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128i_mm_set_epi32(int i3, int i2, int i1, int i0)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128i_mm_set_epi16(short w7, short w6, short w5, short w4, short w3, short w2, short w1, short w0)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128i_mm_set_epi8(char w15, char w14, char w13, char w12, char w11, char w10, char w9, char w8, char w7, char w6, char w5, char w4, char w3, char w2, char w1, char w0)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128i_mm_set1_epi64(__m64 q)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128i_mm_set1_epi32(int a)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128i_mm_set1_epi16(short a)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128i_mm_set1_epi8(char a)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128i_mm_setr_epi64(__m64 q1, __m64 q0)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128i_mm_setr_epi32(int i3, int i2, int i1, int i0)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128i_mm_setr_epi16(short w7, short w6, short w5, short w4, short w3, short w2, short w1, short w0)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128i_mm_setr_epi8(char w15, char w14, char w13, char w12, char w11, char w10, char w9, char w8, char w7, char w6, char w5, char w4, char w3, char w2, char w1, char w0)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128i_mm_setzero_si128()</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128_mm_set_ps1(float w)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128_mm_set1_ps(float w)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128cmmm_set1_pd(double w)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128d_mm_set_sd(double w)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128d_mm_set_pd(double z, double y)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128d_mm_set_ps(float z, float y, float x, float w)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128d_mm_setr_pd(double z, double y)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128d_mm_setr_ps(float z, float y, float x, float w)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128d_mm_setzero_pd(void)</td>
</tr>
<tr>
<td>(composite)</td>
<td>__m128d_mm_setzero_ps(void)</td>
</tr>
</tbody>
</table>
### Table C-2. Composite Intrinsics (Contd.)

<table>
<thead>
<tr>
<th>Mnemonic + shuffle</th>
<th>Intrinsic</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOVSD + shuffle</td>
<td>__m128d_mm_load pd(double * p)</td>
</tr>
<tr>
<td></td>
<td>__m128d_mm_load1 pd(double *p)</td>
</tr>
<tr>
<td>MOVSS + shuffle</td>
<td>__m128_mm_load_ps1(float * p)</td>
</tr>
<tr>
<td></td>
<td>__m128_mm_load1_ps(float *p)</td>
</tr>
<tr>
<td>MOVAPD + shuffle</td>
<td>__m128d_mm_loadr pd(double * p)</td>
</tr>
<tr>
<td>MOVAPS + shuffle</td>
<td>__m128_mm_loadr_ps(float * p)</td>
</tr>
<tr>
<td>MOVSD + shuffle</td>
<td>void_mm_store1 pd(double *p, __m128d a)</td>
</tr>
<tr>
<td>MOVSS + shuffle</td>
<td>void_mm_store1_ps1(float * p, __m128 a)</td>
</tr>
<tr>
<td></td>
<td>void_mm_store1_ps(float *p, __m128 a)</td>
</tr>
<tr>
<td>MOVAPD + shuffle</td>
<td>__mm_storer pd(double * p, __m128d a)</td>
</tr>
<tr>
<td>MOVAPS + shuffle</td>
<td>__mm_storer_ps(float * p, __m128 a)</td>
</tr>
</tbody>
</table>
INDEX FOR VOLUMES 2A & 2B

Numerics
64-bit mode
- control and debug registers, 2-15
- default operand size, 2-15
- direct memory-offset MOVs, 2-14
- general purpose encodings, B-24
- immediates, 2-14
- introduction, 2-9
- machine instructions, B-1
- reg (reg) field, B-4
- REX prefixes, 2-9, B-2
- RIP-relative addressing, 2-14
- SIMD encodings, B-54
- special instruction encodings, B-92
- summary table notation, 3-7

A
AAA instruction, 3-19
AAD instruction, 3-21
AAM instruction, 3-23
AAS instruction, 3-25
Access rights, segment descriptor, 3-513
ADC instruction, 3-27, 3-541
ADD instruction, 3-19, 3-30, 3-256, 3-541
ADDP instruction, 3-33
ADDEPS instruction, 3-36
Addressing methods
- RIP-relative, 2-14
- Addressing, segments, 1-6
ADDSD instruction, 3-39
ADDSS instruction, 3-42
AND instruction, 3-52, 3-541
ANDNP instruction, 3-2, 3-541
ANDNPS instruction, 3-2
ANDP instruction, 3-61
ANDEP instruction, 3-55
Arctangent, x87 FPU operation, 3-354
ARPL instruction, 3-63

B
B (default stack size) flag, segment descriptor, 4-213
Base (operand addressing), 2-4
- BCD integers
  - packed, 3-256, 3-258, 3-292, 3-294
  - unpacked, 3-19, 3-21, 3-23, 3-25
Binary numbers, 1-5
Bit order, 1-3
BOUND instruction, 3-65
BOUND range exceeded exception (#BR), 3-65
Branch hints, 2-2

Brand information, 3-180
- processor brand index, 3-183
- processor brand string, 3-181
BSF instruction, 3-68
BSR instruction, 3-70
BSWAP instruction, 3-72
BT instruction, 3-74
BTC instruction, 3-77, 3-541
BTR instruction, 3-80, 3-541
BTS instruction, 3-83, 3-541
Byte order, 1-3

C
Cache and TLB information, 3-176
Caches, invalidating (flushing), 3-480, 4-399
CALL instruction, 3-86
CBW instruction, 3-104
CDQ instruction, 3-254
CD IQ instruction, 3-104
CF (carry) flag, EFLAGS register, 3-30, 3-74, 3-77, 3-80, 3-83, 3-114, 3-260, 3-453, 3-459, 3-681, 4-229, 4-283, 4-298, 4-301, 4-330, 4-344
CLC instruction, 3-105
CLD instruction, 3-106
CLFLUSH instruction, 3-107
CPUID flag, 3-175
CLI instruction, 3-109
CLTS instruction, 3-112
CMC instruction, 3-114
CMOVc flag, 3-175
CMOVc instructions, 3-115
CMOVc instructions, 3-115
CPUID flag, 3-175
CMP instruction, 3-122
CMPD instruction, 3-125
CMPS instruction, 3-130
CMPS instruction, 3-134, 4-250
CMPSB instruction, 3-134
CMPSD instruction, 3-134, 3-140
CMPSQ instruction, 3-134
CMPSW instruction, 3-134
CMPPH instruction, 3-144
CMPSW instruction, 3-134
CMPPXCHG instruction, 3-148, 3-541
CMPPXCHG instruction, 3-148, 3-541
CMPPXCHG instruction, 3-151
CPUID bit, 3-172
CMPPXCHG instruction, 3-151
CPUID flag, 3-174
COMISD instruction, 3-154
COMISS instruction, 3-157
Compatibility mode
- introduction, 2-9
- see 64-bit mode
- summary table notation, 3-7
DF (direction) flag, EFLAGS register, 3-106, 3-136, 3-462, 3-544, 3-655, 4-18, 4-287, 4-331
Displacement (operand addressing), 2-4
DIV instruction, 3-262
Divide error exception (#DE), 3-262
DIVPD instruction, 3-266
DIVPS instruction, 3-269
DIVSD instruction, 3-272
DIVSS instruction, 3-275
DS register, 3-135, 3-522, 3-543, 3-654, 4-17
 Effective address
EDI register, 4-286, 4-331, 4-337
Effective address, 3-528
EFLAGS register
condition codes, 3-119, 3-301, 3-307
flags affected by instructions, 3-14
loading, 3-511
popping, 4-136
popping on return from interrupt, 3-484
pushing, 4-220
pushing on interrupts, 3-466
saving, 4-273
status flags, 3-122, 3-498, 4-292, 4-373
EIP register, 3-87, 3-466, 3-484, 3-502
EMMS instruction, 3-278
Encodings
See machine instructions, opcodes
ENTER instruction, 3-280
ES register, 3-522, 4-17, 4-286, 4-337
ESI register, 3-135, 3-543, 3-544, 3-654, 4-17, 4-331
ESP register, 3-87, 4-128
Exceptions
BOUND range exceeded (#BR), 3-65
notation, 1-6
overflow exception (#OF), 3-465
returning from, 3-484
Exponent, extracting from floating-point number, 3-426
Extract exponent and significand, x87 FPU operation, 3-426
F
F2XM1 instruction, 3-284, 3-426
FABS instruction, 3-286
FADD instruction, 3-288
FADDP instruction, 3-288
Far pointer, loading, 3-522
Far return, RET instruction, 4-253
FBLD instruction, 3-292
FBSTP instruction, 3-294
FCHS instruction, 3-297
FCLEX instruction, 3-299
FCMOVcc instructions, 3-301
FCOM instruction, 3-303
FCOMI instruction, 3-307
FCOMP instruction, 3-303
FCOMPP instruction, 3-303
FCOS instruction, 3-310
FDECT instruction, 3-312
FDIV instruction, 3-314
FDIVP instruction, 3-314
FDIVR instruction, 3-318
FDIVRP instruction, 3-318
Feature information, processor, 3-160
FFREE instruction, 3-322
FIADD instruction, 3-288
FICOM instruction, 3-323
FICOMP instruction, 3-323
FIDIV instruction, 3-314
FIDIVR instruction, 3-318
FILD instruction, 3-326
FIMUL instruction, 3-349
FINCSTP instruction, 3-328
FINIT instruction, 3-330
FINIT/FININIT instructions, 3-371
FIST instruction, 3-332
FISTP instruction, 3-332
FISTTP instruction, 3-336
FISUB instruction, 3-396
FISUBR instruction, 3-400
FLD instruction, 3-339
FLD1 instruction, 3-342
FLDCW instruction, 3-344
FLDENV instruction, 3-346
FLDL2E instruction, 3-342
FLDL2T instruction, 3-342
FLDLG2 instruction, 3-342
FLDLN2 instruction, 3-342
FLDP instruction, 3-342
FLDZ instruction, 3-342
Floating point instructions
machine encodings, B-96
Floating-point exceptions
SSE and SSE2 SIMD, 3-17
x87 FPU, 3-17
Flushing
  caches, 3-480, 4-399
  TLB entry, 3-482
FMUL instruction, 3-349
FMULP instruction, 3-349
FNACLEX instruction, 3-299
FINIT instruction, 3-330
FNOP instruction, 3-353
FNSAVE instruction, 3-371
FNSTCW instruction, 3-387
FNSTENV instruction, 3-346, 3-390
FNSTSW instruction, 3-393
FPATAN instruction, 3-354
PFREM instruction, 3-357
PFREM1 instruction, 3-360
FPTR instruction, 3-363
FRNDINT instruction, 3-366
INDEX

FRSTOR instruction, 3-368
FS register, 3-522
FSAVE instruction, 3-371
FSIZE/FNSAVE instructions, 3-368
FSIN instruction, 3-375
FSINCOS instruction, 3-379
FSQRT instruction, 3-382
FSIN instruction, 3-377
FSUBR instruction, 3-400
FTST instruction, 3-404
FXTRACT instruction, 3-375, 3-426
FXL2X instruction, 3-428
FXL2XP1 instruction, 3-430
GDT (global descriptor table), 3-534, 3-537
GDTR (global descriptor table register), 3-534, 4-295
General-purpose instructions
64-bit encodings, B-24
non-64-bit encodings, B-9
General-purpose registers
moving value to and from, 3-592
popping all, 4-134
pushing all, 4-217
GS register, 3-522
HADDPPD instruction, 3-432, 3-433
HADDP instruction, 3-435
Hexadecimal numbers, 1-5
HLT instruction, 3-439
HSUBPD instruction, 3-441
HSUBPS instruction, 3-444
Hyper-Threading Technology
CPUID flag, 3-176
IA-32e mode
CPUID flag, 3-166
introduction, 2-9
see 64-bit mode
see compatibility mode
IA32_SYSENTER_CS MSR, 4-365, 4-368, 4-369
IA32_SYSENTER_EIP MSR, 4-365
IA32_SYSENTER_ESP MSR, 4-365
IDIV instruction, 3-448
IDT (interrupt descriptor table), 3-466, 3-534
IDTR (interrupt descriptor table register), 3-534, 4-310
IF (interrupt enable) flag, EFLAGS register, 3-109, 4-332
Immediate operands, 2-4
IMUL instruction, 3-452
IN instruction, 3-457
INC instruction, 3-459, 3-541
Index (operand addressing), 2-4
Initialization x87 FPU, 3-330
INS instruction, 3-461, 4-250
INSB instruction, 3-461
IND instruction, 3-461
instruction encodings, B-88
Instruction format
base field, 2-4
description of reference information, 3-1
displacement, 2-4
immediate, 2-4
index field, 2-4
Mod field, 2-4
ModR/M byte, 2-4
opcode, 2-3
operands, 1-5
prefixes, 2-2
reg/opcode field, 2-4
r/m field, 2-4
scale field, 2-4
SIB byte, 2-4
See also: machine instructions, opcodes
Instruction reference, nomenclature, 3-1
Instruction set, reference, 3-1
INSW instruction, 3-461
INT 3 instruction, 3-465
Integer, storing, x87 FPU data type, 3-332
Intel 64 architecture
definition of, 1-2
instruction format, 2-1
relation to IA-32, 1-2
Intel NetBurst microarchitecture, 1-2
Intel Xeon processor, 1-1
Inter-privilege level
call, CALL instruction, 3-87
return, RET instruction, 4-253
Interrupts
  interrupt vector 4, 3-465
  returning from, 3-484
  software, 3-465
  INTO instruction, 3-465
  INTO instruction, 3-465
Intrinsics
  compiler functional equivalents, C-1
  composite, C-15
  description of, 3-12
  list of, C-1
  simple, C-2
  INVD instruction, 3-480
  INVLPG instruction, 3-482
  IOPL (I/O privilege level) field, EFLAGS register, 3-109, 4-220, 4-332
  IRET instruction, 3-484
  IRETD instruction, 3-484
J
  Jcc instructions, 3-495
  JMP instruction, 3-501
  Jump operation, 3-501
L
  L1 Context ID, 3-172
  LAHF instruction, 3-511
  LAR instruction, 3-513
  LDDQ instruction, 3-517
  LDMXCSR instruction, 3-520
  LDS instruction, 3-522
  LDT (local descriptor table), 3-537
  LDT (local descriptor table register), 3-537, 4-313
  LEA instruction, 3-528
  LEAVE instruction, 3-531
  LES instruction, 3-522
  LFENCE instruction, 3-533
  LFS instruction, 3-522
  LGDT instruction, 3-534
  LGS instruction, 3-522
  LIDT instruction, 3-534
  LLDT instruction, 3-537
  LMSW instruction, 3-539
  Load effective address operation, 3-528
  LOCK prefix, 3-28, 3-31, 3-53, 3-77, 3-80, 3-83, 3-148, 3-260, 3-459, 3-541, 4-2, 4-6, 4-9, 4-283, 4-344, 4-403, 4-407, 4-412
  Locking operation, 3-541
  LODS instruction, 3-543, 4-250
  LODSB instruction, 3-543
  LODSD instruction, 3-543
  LODSO instruction, 3-543
  LODSW instruction, 3-543
  Log epsilon, x87 FPU operation, 3-428
  Log (base 2), x87 FPU operation, 3-430
  LOOP instructions, 3-547
  LOOPcc instructions, 3-547
  LSL instruction, 3-550
  LSS instruction, 3-522
  LTR instruction, 3-564
M
  Machine check architecture
    CPUID flag, 3-175
    description, 3-175
  Machine instructions
    64-bit mode, B-1
      condition test (tttn) field, B-7
      direction bit (d) field, B-8
      floating-point instruction encodings, B-96
      general description, B-1
      general-purpose encodings, B-9–B-52
      legacy prefixes, B-2
      MMX encodings, B-54–B-58
      opcode fields, B-2
      operand size (w) bit, B-5
      P6 family encodings, B-59
      Pentium processor family encodings, B-53
      reg (reg) field, B-3, B-4
      REX prefixes, B-2
      segment register (sreg) field, B-6
      sign-extend (s) bit, B-6
      SIMD 64-bit encodings, B-54
      special 64-bit encodings, B-92
      special fields, B-2
      special-purpose register (eee) field, B-7
      SSE encodings, B-60–B-68
      SSE2 encodings, B-69–B-85
      SSE3 encodings, B-86–B-88
      SSSE3 encodings, B-88–B-92
      VMX encodings, B-102–B-103
    See also: opcodes
  Machine status word, CR0 register, 3-539, 4-315
  MASKMOVQ instruction, 3-557
  MASKMOVQ instruction, 3-560
  MAXPD instruction, 3-563
  MAXPS instruction, 3-566
  MAXSD instruction, 3-569
  MAXSS instruction, 3-572
  MFENCE instruction, 3-575
  MINPD instruction, 3-576
  MINPS instruction, 3-579
  MINS instruction, 3-582
  MINS instruction, 3-585
  MMX instructions
    CPUID flag for technology, 3-175
    encodings, B-54
    Mod field, instruction format, 2-4
    Model & family information, 3-180
    ModR/M byte, 2-4
    16-bit addressing forms, 2-6
    32-bit addressing forms of, 2-7
    description of, 2-4
INDEX

MONITOR instruction, 3-588
  CPUID flag, 3-172
  feature data, 3-180
MOV instruction, 3-591
  MOV instruction (control registers), 3-597
MOV instruction (debug registers), 3-600
MOVAPD instruction, 3-602
MOVAPS instruction, 3-604
MOV instruction (control registers), 3-597
MOV instruction (debug registers), 3-600
MOVAPD instruction, 3-602
MOVAPS instruction, 3-604
MOVD instruction, 3-606
MOVDDUP instruction, 3-610
MOVDDQ instruction, 3-617
MOV Dex instruction, 3-613
MOVDUQ instruction, 3-615
MOVHLPS instruction, 3-619
MOVPD instruction, 3-621
MOVP instruction, 3-623
MOVLP instruction, 3-626
MOVLHPS instruction, 3-626
MOVLPD instruction, 3-628
MOVLPS instruction, 3-630
MOVLP instruction, 3-649
MOVMPS instruction, 3-652
MOVS instruction, 3-654, 4-250
MOVSD instruction, 3-659
MOVSHDUP instruction, 3-662
MOVSLDUP instruction, 3-665
MOVSD instruction, 3-659
MOVSDUP instruction, 3-665
MOVQ instruction, 3-666
MOVQZDO instruction, 3-668
MOVPS instruction, 3-668
MOVS instruction, 3-668
MOVSB instruction, 3-671
MOVX instruction, 3-671
MOVUPD instruction, 3-673
MOVUPS instruction, 3-676
MOVZX instruction, 3-679
MSRs (model specific registers)
  reading, 4-239
  writing, 4-401
MUL instruction, 3-681
MULPD instruction, 3-684
MULPS instruction, 3-687
MULSD instruction, 3-690
MULSS instruction, 3-693
Multi-byte no operation, 4-4, B-16
MvWAIT instruction, 3-696
  CPUID flag, 3-172
  feature data, 3-180
Near
  return, RET instruction, 4-253
NEG instruction, 3-541, 4-2
NetBurst microarchitecture (see Intel NetBurst
  microarchitecture)
No operation, 4-4, B-16
Nomenclature, used in instruction reference pages,
  3-1
NOP instruction, 4-4
NOT instruction, 3-541, 4-6
Notation
  bit and byte order, 1-3
  exceptions, 1-6
  hexadecimal and binary numbers, 1-5
  instruction operands, 1-5
  reserved bits, 1-4
  segmented addressing, 1-6
Notational conventions, 1-3
NT (nested task) flag, EFLAGS register, 3-484
O
OF (carry) flag, EFLAGS register, 3-453
OF (overflow) flag, EFLAGS register, 3-30, 3-465,
  3-681, 4-283, 4-298, 4-301, 4-344
Opcode format, 2-3
Opcodes
  addressing method codes for, A-2
  extensions, A-19
  extensions tables, A-20
  group numbers, A-19
  integers
    one-byte opcodes, A-9
    two-byte opcodes, A-11
  key to abbreviations, A-2
  look-up examples, A-4, A-19, A-22
  ModR/M byte, A-19
  one-byte opcodes, A-4, A-9
  opcode maps, A-1
  operand type codes for, A-3
  register codes for, A-4
  superscripts in tables, A-7
  two-byte opcodes, A-5, A-6, A-11
  VMX instructions, B-102
  x87 ESC instruction opcodes, A-22
Operands, 1-5
OR instruction, 3-541, 4-8
ORPD instruction, 4-11
ORPS instruction, 4-13
OUT instruction, 4-15
OUTS instruction, 4-17, 4-250
OUTSB instruction, 4-17
OUTSD instruction, 4-17
OUTSW instruction, 4-17
Overflow exception (#OF), 3-465

N
NaN. testing for, 3-404
INDEX

P

P6 family processors
  description of, 1-1
  machine encodings, B-59
PABSB instruction, 4-22
PABSD instruction, 4-22
PABSW instruction, 4-22
PACKSSDw instruction, 4-26
PACKSSWb instruction, 4-26
PACKUSWb instruction, 4-30
PADD instruction, 4-33
PADD instruction, 4-33
PADDQ instruction, 4-37
PADDs instruction, 4-40
PADDs instruction, 4-40
PADDW instruction, 4-33
PALIGNR instruction, 4-48
PAND instruction, 4-51
PANDN instruction, 4-54
PAUSE instruction, 4-57
PAVG instruction, 4-58
PAVGw instruction, 4-58
PCE flag, CR4 register, 4-242
PCMP EQB instruction, 4-61
PCMP EQD instruction, 4-61
PCMP EQW instruction, 4-61
PCMP GTB instruction, 4-65
PCMP GTD instruction, 4-65
PCMP GTW instruction, 4-65
PE (protection enable) flag, CR0 register, 3-539
Pending break enable, 3-176
Pentium 4 processor, 1-1
Pentium II processor, 1-2
Pentium III processor, 1-2
Pentium Pro processor, 1-2
Pentium processor, 1-1
Pentium processor family processors
  machine encodings, B-53
Performance-monitoring counters
  CPUID inquiry for, 3-180
  reading, 4-241
PEXTRW instruction, 4-70
PHADD instruction, 4-73
PHADDw instruction, 4-76
PHADDW instruction, 4-73
PHSUBD instruction, 4-79
PHSUSB instruction, 4-82
PHSUBW instruction, 4-79
Pi, 3-342
PINSRW instruction, 4-85, 4-163
PMADDUBSw instruction, 4-88
PMADDUSw instruction, 4-88
PMADDWD instruction, 4-91
PMAXW instruction, 4-95
PMAXUb instruction, 4-98
PMINSW instruction, 4-101
PMINUB instruction, 4-104
PMOVMSKB instruction, 4-107
PMULHRSW instruction, 4-110
PMULHUW instruction, 4-113
PMULHW instruction, 4-117
PMULLW instruction, 4-120
PMULUDQ instruction, 4-124
PO instruction, 4-127
POPA instruction, 4-134
POPAD instruction, 4-134
POP instruction, 4-136
POPF instruction, 4-136
POPF instruction, 4-136
POPQ instruction, 4-136
POR instruction, 4-140
PREFETCHh instruction, 4-143
Prefixes
  Address-size override prefix, 2-2
  Branch hints, 2-2
  branch hints, 2-2
  instruction, description of, 2-2
  legacy prefix encodings, B-2
  LÖCK, 2-2, 3-541
  Operand-size override prefix, 2-2
  REP or REPE/REPZ, 2-2
  REPNE/REPZ, 2-2
  REP/REPE/REPZ/REPNE/REPNZ, 4-248
  REX prefix encodings, B-2
  Segment override prefixes, 2-2
PSADDW instruction, 4-145
Pseudo-functions
  VMFail, 5-2
  VMFailNVlaid, 5-2
  VMFailValid, 5-2
  VMsucceed, 5-2
PSHUFb instruction, 4-149
PSHUFd instruction, 4-152
PSHUFhW instruction, 4-155
PSHUFw instruction, 4-158
PSHUFw instruction, 4-161
PSIGNB instruction, 4-163
PSIGND instruction, 4-163
PSIGNw instruction, 4-163
PSLDB instruction, 4-170
PSLLDQ instruction, 4-168
PSLLQ instruction, 4-170
PSLLW instruction, 4-170
PSRAD instruction, 4-175
PSRAW instruction, 4-175
PSRLD instruction, 4-182
PSRLo instruction, 4-180
PSRLQ instruction, 4-182
PSRLW instruction, 4-182
PSUBB instruction, 4-187
PSUBD instruction, 4-187
PSUBQ instruction, 4-191
PSUBSB instruction, 4-194
PSUBSW instruction, 4-194
PSUBUSB instruction, 4-198
INDEX

PSUBUSw instruction, 4-198
PSUBw instruction, 4-187
PUNPCKHBw instruction, 4-202
PUNPCKHDQ instruction, 4-202
PUNPCKHWD instruction, 4-202
PUNPCKLBw instruction, 4-207
PUNPCKLDQ instruction, 4-207
PUNPCKLQDQ instruction, 4-207
PUNPCKLWD instruction, 4-207
PUSH instruction, 4-212
PUSHAD instruction, 4-217
PUSHF instruction, 4-220
PUSHFD instruction, 4-220
PXOR instruction, 4-223
RC (rounding control) field, x87 FPU control word, 3-333, 3-342, 3-384
RCL instruction, 4-226
RCPPS instruction, 4-233
RCPSS instruction, 4-236
RCR instruction, 4-226
RDMSR instruction, 4-239, 4-242, 4-246
CPUID flag, 3-174
RDPMC instruction, 4-241
RDTSC instruction, 4-246
Reg/opcode field, instruction format, 2-4
Related literature, 1-8
Remainder, x87 FPU operation, 3-360
REP/REPE/REPZ/REPNZ prefixes, 3-136, 3-462, 4-18, 4-248
Reserved
use of reserved bits, 1-4
RET instruction, 4-253
REX prefixes
addressing modes, 2-11
and INC/DEC, 2-10
encodings, 2-10, 3-2
field names, 2-11
ModR/M byte, 2-10
overview, 2-9
REXB, 2-10
REXr, 2-10
REXw, 2-10
special encodings, 2-13
RIP-relative addressing, 2-14
ROL instruction, 4-226
ROR instruction, 4-226
Rounding, round to integer, x87 FPU operation, 3-366
RPL field, 3-63
RSM instruction, 4-265
RSQRTPS instruction, 4-267
RSQRTSS instruction, 4-270
R/m field, instruction format, 2-4

S
SAL instruction, 4-275
SAR instruction, 4-275
SBB instruction, 3-541, 4-282
Scale (operand addressing), 2-4
Scale, x87 FPU operation, 3-375
Scan string instructions, 4-286
SCAS instruction, 4-250, 4-286
SCASB instruction, 4-286
SCASD instruction, 4-286
SCASW instruction, 4-286
Segment
descriptor, segment limit, 3-550
limit, 3-550
registers, moving values to and from, 3-592
selector, RPL field, 3-63
Segmented addressing, 1-6
Self Snoop, 3-176
SETcc instructions, 4-290
SF (sign) flag, EFLAGS register, 3-30
SFENCE instruction, 4-294
SGDT instruction, 4-295
SHAF instruction, 4-273
Shift instructions, 4-275
SHL instruction, 4-275
SHLD instruction, 4-298
SHR instruction, 4-275
SHRD instruction, 4-301
SHUFPD instruction, 4-304
SHUFFPS instruction, 4-307
SIB byte, 2-4
32-bit addressing forms of, 2-8
description of, 2-4
SIDT instruction, 4-295, 4-310
Significand, extracting from floating-point number, 3-426
SIMD floating-point exceptions, unmasking, effects of, 3-520
Sine, x87 FPU operation, 3-377, 3-379
SLDT instruction, 4-313
SMSW instruction, 4-315
SpeedStep technology, 3-172
SQRTPD instruction, 4-316
SQRTPS instruction, 4-321
SQRTSSD instruction, 4-324
SQRTSS instruction, 4-327
Square root, Fx87 PU operation, 3-382
SS register, 3-522, 3-593, 4-128
SSE extensions
cacheability instruction encodings, B-68
CPUID flag, 3-175
floating-point encodings, B-60
instruction encodings, B-60
integer instruction encodings, B-66
memory ordering encodings, B-68
SSE2 extensions
cacheability instruction encodings, B-85
CPUID flag, 3-175
floating-point encodings, B-69
integer instruction encodings, B-77
SSE3
CPUID flag, 3-172
SSE3 extensions
CPUID flag, 3-172
event mgmt instruction encodings, B-87
floating-point instruction encodings, B-86
integer instruction encodings, B-87, B-88
SSE3 extensions, B-88
CPUID flag, 3-172
Stack, pushing values on, 4-213
Status flags, EFLAGS register, 3-119, 3-122, 3-301, 3-307, 3-498, 4-292, 4-373
STC instruction, 4-330
STD instruction, 4-331
Stepping Information, 3-180
STI instruction, 4-332
STMXCSR instruction, 4-335
STOS instruction, 4-250, 4-337
STOSB instruction, 4-337
STOSD instruction, 4-337
STOSQ instruction, 4-337
STOSW instruction, 4-337
STR instruction, 4-341
String instructions, 3-134, 3-461, 3-543, 3-654, 4-17, 4-286, 4-337
SUB instruction, 3-25, 3-258, 3-541, 4-343
SUBPD instruction, 4-346
SUBSS instruction, 4-355
Summary table notation, 3-7
SWAPGS instruction, 4-358
SYSCALL instruction, 4-360
SYSENTER instruction, 4-362
CPUID flag, 3-174
SYSEXIT instruction, 4-366
CPUID flag, 3-174
SYSRET instruction, 4-370

T
Tangent, x87 FPU operation, 3-363
Task register
loading, 3-554
storing, 4-341
Task switch
CALL instruction, 3-87
return from nested task, IRET instruction, 3-484
TEST instruction, 4-372
Thermal Monitor
CPUID flag, 3-176
Thermal Monitor 2, 3-172
CPUID flag, 3-172
Time Stamp Counter, 3-174
Time-stamp counter, reading, 4-246
TLB entry, invalidating (flushing), 3-482
TS (task switched) flag, CR0 register, 3-112
TSD flag, CR4 register, 4-246
TSS, relationship to task register, 4-341

U
UCOMISD instruction, 4-375
UCOMISS instruction, 4-378
UD2 instruction, 4-381
Undefined, format opcodes, 3-404
Unordered values, 3-303, 3-404, 3-406
UNPCKHPS instruction, 4-382
UNPCKLPD instruction, 4-388
UNPCKLPS instruction, 4-391

V
VERR instruction, 4-394
Version information, processor, 3-160
VERw instruction, 4-394
VM (virtual 8086 mode) flag, EFLAGS register, 3-484
VMCALL instruction, 5-1
VMCLEAR instruction, 5-1
VMLAUNCH instruction, 5-1
VMPRTRLD instruction, 5-1
VMPTSTR instruction, 5-1
VMREAD instruction, 5-1
VMRESUME instruction, 5-1
VMWRITE instruction, 5-1
VMXOFF instruction, 5-1
VMXON instruction, 5-2

W
WAIT/FWAIT instructions, 4-397
WBINVD instruction, 4-399
Write-back and invalidate caches, 4-399
WRMSR instruction, 4-401
CPUID flag, 3-174

X
x87 FPU
checking for pending x87 FPU exceptions, 4-397
constants, 3-342
initialization, 3-330
instruction opcodes, A-22
x87 FPU control word
loading, 3-344, 3-346
RC field, 3-333, 3-342, 3-384
restoring, 3-368
saving, 3-371, 3-390
storing, 3-387
x87 FPU data pointer, 3-346, 3-368, 3-371, 3-390
x87 FPU instruction pointer, 3-346, 3-368, 3-371, 3-390
x87 FPU last opcode, 3-346, 3-368, 3-371, 3-390
x87 FPU status word
condition code flags, 3-303, 3-323, 3-404, 3-406, 3-409
INDEX

loading, 3-346
restoring, 3-368
saving, 3-371, 3-390, 3-393
TOP field, 3-328
x87 FPU flags affected by instructions, 3-15
x87 FPU tag word, 3-346, 3-368, 3-371, 3-390
XADD instruction, 3-541, 4-403
XCHG instruction, 3-541, 4-406
XLAB instruction, 4-409

XLAT instruction, 4-409
XOR instruction, 3-541, 4-411
XORPD instruction, 4-414
XORPS instruction, 4-416

Z
ZF (zero) flag, EFLAGS register, 3-148, 3-513, 3-547, 3-550, 4-250, 4-394
**INTEL SALES OFFICES**

**ASIA PACIFIC**

**Australia**
- Intel Corp. Level 2 448 Chapel Road Melbourne VIC 3004 Australia Fax: +61-3-8622 5599

**China**
- Intel Corp. Rm 709, Shaxi, Zhongde Int'l Bldg No.35 Nandaje Street Xian AX710002 China
- Intel Corp. Rm 2710, Metropolitan Tower 68 Zhonggong Rd Chongqing CQ 400015 China
- Intel Corp. C1, 15 Flr. Fujian Oriental Hotel No. 96 East Street Oriental Hotel C1, 15 Flr, Fujian 300001 China

**India**
- Intel Corp. Parkshag Business Centre 21 Nehru Place New Delhi DH 110019 India
- Intel Corp. Hotel Rang Sharda, 8th Floor Bandra Reclamation Mumbai MH 400005 India Fax: 91-22-6415578

**Indonesia**
- Intel Corp. DBS Corporate Club 31A Cathedral Garden Road Chenna TD 600034 India

**Japan**
- Intel Corp. Kousai Bldg 5F, 3-1-1, Marunouchi Chiyoda-Ku, Tokyo 100005 Japan

**Korea**
- Intel Corp. Lot 102 1F Block A Wirima Semtarian 12 Jaian Gelengang Damansara Heights Kuala Lumpur SL 59490 Malaysia

**Thailand**
- Intel Corp. 87 M. Thai Tower, 9th Fl. All Seasons Place, Wireless Road Lumpini, Patumwan Bangkok 10350 Thailand

**Viet Nam**
- Intel Corp. No 750, MinZhu Road Wuchang District Wuhan UB 430071 China

**EUROPE & AFRICA**

**Belgium**
- Intel Corp. Woluwe158 Diegem 1831 Belgium

**Czech Rep**
- Intel Corp. Nahom 14 Brno 61600 Czech Rep

**Denmark**
- Intel Corp. Soelodden 13 Maaloev DK2760 Denmark

**Germany**
- Intel Corp. Sandstrasse 4 Aichner 86551 Germany
- Intel Corp. Dr Weyerstrasse 264226 Germany
- Intel Corp. Bucherweg 4 Wildberg 72218 Germany
- Intel Corp. Kemnader Strasse 137 Bochum 44797 Germany
- Intel Corp. Klaus-Schaefer Strasse 16-18 Erfstadt NW 50374 Germany
- Intel Corp. Heldmanskamp 37 Lemgo NW 32607 Germany

**Netherlands**
- Intel Corp. Hoge Tung Shing Square, Ste #1106 2 Npo Guern St Hoan Kiem District Hanoi Viet Nam

**Poland**
- Intel Corp. Poland Developments, Inc Jerzolsimskie Business Park Jerzolsimskie 146c Warsaw 2305 Poland Fax: +48-22-570 81 40

**Portugal**
- Intel Corp. PO Box 20 Alcacerdo 2765 Portugal

**Spain**
- Intel Corp. Calle Rojo, 9 Bajo F Izquieta Madrid 28042 Spain

**South Africa**
- Intel SA Corporation Bldg 14, South Wing, 2nd Floor Uplands, The Woodlands Western Services Road Woodmead 2052 Sth Africa Fax: +27 11 806 4549
- Intel Corp. 19 Suntrmist Place, Halfway House Cnr Sth and Hary Gabor Streets Midrand 1685 Sth Africa

**United Kingdom**
- Intel Corp. The Manse Patricio No 111 Patricio No 111 Aichner 44171 UK
- Intel Corp. 2 Camerion Close Long Melford 27452 CO1097S

**Israel**
- Intel Corp. MTM Industrial Center, P.O.Box 498 Haifa 31000 Israel Fax: 972-4-8655444

**LATIN AMERICA & CANADA**

**Argentina**
- Intel Corp. Intel Corp. Miguel Alvaro 240 Buenos Aires C1176BVA Argentina

**Brazil**
- Intel Corp. Rua Carlos Gomez 111400 Porto Alegre 90480-003 Brazil

**Columbia**
- Intel Corp. Carrera 7 No. 71021 Torre B, Oficina 603 Bogota Colombia

**Mexico**
- Intel Corp. Intel Corp. Mexico No. 2798-98, S.H. Guadalajara 44680 Mexico
- Intel Corp. Intel Corp. Torre Emeralda II, 7th Floor Blvd. Manuel Avila Comacho #36 Mexico City DF 11000 Mexico

**Canada**
- Intel Corp. 168 Bonis Ave, Suite 202 Scarborough MT1N0C3 Canada Fax: 416-335-7695
- Intel Corp. 3901 Highway #7, Suite 403 Vaughan L4L 8L5 Canada Fax: 905-856-8868