1. [4] In the MIPS architecture that we are studying, the expression *one word of memory* has a specific meaning.
   a. How many bytes are there in one word of memory in this design? 4
   b. How many bytes are there in a memory address? 4
   c. Assume that the address of a particular word in memory is word-aligned. Is bit 0 (i.e., the low order bit) of that address 0 or is it 1? Why?

   0. All addresses are multiples of 4, so both bit 0 and bit 1 are 0.

2. [2] Give one example of the simplifications that make a RISC design less complicated than CISC and briefly describe why it makes it easier to design a faster or smaller implementation of the architecture.

   all instructions 32 bit - simplifies instruction fetch, decode
   limited memory access instructions - simplifies data memory access
   regular instruction format - simplifies instruction decode
   limited number of instructions - reduces hardware complexity, saving space not wasted on unused instructions

3. [3] The expression *calling conventions* describes the way that procedures interface with each other during a procedure call, including managing the stack, expected register usage, and maintaining the return address. We have been using one consistent set of calling conventions in all the code that we have read or looked at in this class.
   a. When returning from a call, a called procedure must guarantee that the values of some registers are unchanged from the values they had when the procedure was called. Is $r1 one of these registers? (Yes) No
   b. The stack pointer is set and restored when a procedure needs a stack frame for use during execution. What benefit is gained by maintaining a stack pointer that is a multiple of 8?

   The stack pointer is always double word aligned and so any called procedures can do aligned stores and loads on double word quantities.
4. [4] Some procedures create a stack frame when they start executing and discard it when they finish, but other procedures do not. Describe a particular situation in which a procedure author would decide that a stack frame was necessary. What specifically would the stack be used for in your example?

- **Save register** - if you are going to change a register that must be preserved, you can store it on the stack.
- **Argument build area** - if you are going to call another procedure with arguments.
- **Local variables** - if you need more vars than can fit in registers.

5. [4] Translate the C language statement below into MIPS assembly language instructions. You can assume that `counter` is the label of an integer (one 32-bit word) stored in main memory. When your code snippet completes, the value in memory should be appropriately updated. Note: You are not writing a complete procedure, just the few instructions needed to implement this line of code.

```
counter++;  
```

```
lw $t0, counter  
addi $t0, 1  
sw $t0, counter  
```

6. [4] Describe two differences between the representation used for `.ascii` strings that we are using (also known as C strings) and the representation used for Java strings.

- **ASCII** - null terminated, `ascii`
- **Java** - counted, Unicode
7. [2] There are several different instructions that can be used to change the control flow in a MIPS program. Selecting from `jr`, `jal`, `jr`, `beq` and `bne`, which instruction has the greatest range? (In other words, which instruction can be used to go the furthest away relative to where the instruction is located?) Why is this true?

\[
\text{jr it is the only one with a 32-bit destination address specification}
\]

8. [2] Draw separation lines and label the sign bit, biased exponent, and mantissa fields in the following 32-bit floating point representation of 3.14159274 (the closest we can get to \(\pi\) with single-precision floating point).

\[
\begin{array}{c|c|c}
\text{sign} & \text{exponent} & \text{mantissa} \\
0 & 100 000 & 0100 1001 0000 1111 1101 1011
\end{array}
\]

9. [2] What is an important benefit of constructing single precision floating point numbers with the sign bit, biased exponent, and mantissa arranged the way they are in the word?

- similarity to integers for some operations
- pos/neg recognized the same way
- large fp numbers look like large integers
10. [3] Imagine that you have an electronic sensor that reports its measurements in an 8-bit byte, formatted as shown here.

The low order bit (bit 0) is the status bit. Bits 1, 2, and 3 are not used. Bits 4 through 7 contain the measurement that the device is reporting.

![Diagram showing 8-bit format with measurement value (4 bits), unused (3 bits), and status (1 bit).]

a. How many different measurement values can be reported by this device using this format?

   16 (or 32 if you include the status bit.)

b. If the measurement values are considered to be signed integer numbers represented in two's complement format, what is the largest possible positive measurement value that can be reported?

   \[ 0111_2 = 7_{10} \]

c. Again assuming two's complement notation, what 8-bit value would be returned when the device reported status=1, unused=0, and measurement = -1?

   \[ 11110000_2 = F_{16} \]

11. [5] Consider the hex value 0x20030007 as representing one MIPS machine language instruction.

a. Convert the hex value to a 32-bit binary value.

\[ 0010 \ 0000 \ 0000 \ 0011 \ 0000 \ 0000 \ 0000 \ 0111 \]

b. What is the opcode value for this instruction?

   \[ 8_{10} \]

c. What is the name of the instruction with that opcode?

   \[ addi \]

d. What is the format (R, I, or J) of the instruction?

   \[ I \]

e. What is the number of the destination register in this instruction?

   \[ 3 \]
12. [8] The figure shown here is copied from SPIM and shows part of the HW2 solution after it was assembled and loaded by SPIM. Refer to this figure when answering the following questions.

```
[0x00400000] 0x00000021 addu $22, $0, $8   ; 01: move $s6,$t0      # assume x is okay
[0x00400004] 0x0128008a slt $1, $9, $8   ; 02: ble $t0,$t1,skip6   # skip if okay
[0x00400008] 0x10200002 beq $1, $0, 8 [skip6-0x00400008]
[0x0040000c] 0x0000b021 addu $22, $0, $9   ; 03: move $s6,$t1      # clamp to limit
[0x00400000] 0x00000000 addu $23, $0, $0   ; 04: move $s7,$zero     # s7 is the sum
[0x00400004] 0x8c011001 lui $1, 4097   ; 05: lw $t0,limit          # t0 = loop index
[0x00400008] 0x82800040 lw $8, 64($1)   ; 06: add $s7,$s7,$t0  # $s7 = $s7 + index
[0x0040000c] 0x20e8h Add $23, $23, $8   ; 07: add $s7,$s7,$t0  # $s7 = $s7 + index
[0x00400000] 0x210f50ff addi $8, $8, -1 ; 08: add $t0,$t0,-1    # index = index -1
```

a. Which one or more of the seven assembly language instructions written by the code's author are actually part of the core instruction set provided by the MIPS architecture? 
1w (although the address is pseudo), add, addi

b. When the CPU fetches the first instruction in this code, move $s6, $t0, what is the value of the PC?

```
0x00400090
```

c. The second line in the figure includes the instruction slt $1, $9, $8. What are the names (not numbers) of the three registers used in this instruction?

```
$at, $t1, $t0
```

d. The last source instruction in this sequence is addi $t0, $t0, -1. The resulting machine language instruction is 0x210f50ff. Which part of this hex value represents the -1?

13. [4] For the following sequence of MIPS instructions, identify all registers used and their values after the code has executed. The first column of the table is filled in as an example.

```
li $t0, 4
li $t1, 7
li $t2, 3
sub $t3, $t1, $t2
beq $t0, $t3, next
add $s0, $zero, $t3
j end
next:
add $s0, $t1, $t2
end:
```

<table>
<thead>
<tr>
<th>Register name</th>
<th>t0</th>
<th>t1</th>
<th>t2</th>
<th>t3</th>
<th>50</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register value</td>
<td>4</td>
<td>7</td>
<td>3</td>
<td>4</td>
<td>10</td>
</tr>
</tbody>
</table>
14. [4] In MIPS assembly language, there exists a pseudo-op called seq (set equal). It compares two source registers, and sets the destination register to 1 if equal, otherwise 0.

Example format: `seq $v0, $s2, $s3`

Write a short sequence of any valid MIPS assembly instructions (except seq itself) to compare the contents of the source registers $s2 and $s3, and set the destination register $v0 to 1 if equal, otherwise 0.

\[
\begin{align*}
&\text{li } $v0, 1 \\
&\text{beg } $s2, $s3, \text{ skip} \\
&\text{li } $v0, 0 \\
&\text{skip:}
\end{align*}
\]

15. [4] Suppose $t0$ contains the address of the 0\textsuperscript{th} element of an array of 8-bit bytes and $t1$ holds the value of index $n$. Write a short sequence of MIPS instructions to store the value 1 into array[$n$].

\[
\begin{align*}
&\text{la } $t0, \text{byteValues} \ # \text{address of byte values array} \\
&\text{lw } $t1, n \ # \text{the index value} \\
&\text{li } $t2, 1 \\
&\text{add } $t3, $t0, $t1 \\
&\text{sb } $t2, 0($t3)
\end{align*}
\]