Midterm Practice Questions

The attached questions will be helpful in understanding the type of questions that will be on the exam. The practice questions do not cover all the topics that may be on the exam.

There will be a question where you are given some code to read, and you are asked to comment it (see homework 1, question 3). You will be asked to draw a stack frame based on existing code (see project 1, question 3), and a call tree based on existing code (see project 2, question 1). You will be asked to review a short segment of code, and show the new contents of the registers affected by the instructions.
1. a. What is the 8-bit binary representation of the positive number 9?

b. What is the 8-bit binary 2's complement representation of -9 (negative 9)?

2. a. How many different numbers can be represented in a 4-bit 2's complement representation?

b. How many of them represent negative numbers?

3. a. Single precision floating point values are stored in one 32-bit word. The field width of the sign bit is 1, the field width of the exponent is 8 bits, and the field width of the mantissa is 23 bits. Show how the fields are placed in the word drawn below.

   + 1.1 x 2^{12}

b. Given the number above (written in "binary scientific notation") draw a circle around the parts of the number that are actually stored, and draw lines to show where they are placed in the word above when the value is stored in memory.
4. a. Fill in the "usage", "available?" and "restore required" columns in the following chart.

<table>
<thead>
<tr>
<th>name</th>
<th>available?</th>
<th>Restore required?</th>
<th>usage?</th>
</tr>
</thead>
<tbody>
<tr>
<td>zero</td>
<td>yes</td>
<td>no</td>
<td>always returns zero</td>
</tr>
<tr>
<td>at</td>
<td>no</td>
<td>n/a</td>
<td>reserved for use as assembler temporary</td>
</tr>
<tr>
<td>v0, v1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>a0-a3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>t0-t9</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>s0-s7</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>k0, k1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>gp</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>sp</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>fp (s8)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ra</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
5. a. Consider a machine that has a 32-bit program address space, as we have been studying. The designers have implemented a Virtual Memory system that uses 4KB pages, so the page offset field is 12 bits wide. Using the drawing of a 32-bit word given below, indicate the Virtual Page Number Field and the offset field.

```
  31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
```

b. How many virtual page numbers are there in this system? Give your answer in $2^n$ notation, using the correct number for "n".

c. If the physical addresses are 20 bits wide, how many Physical Page Numbers are there? Give your answer in $2^n$ notation, using the correct number for "n".

6. How can the OS allow process P1 to share a region of memory with process P2 in a page-based Virtual Memory system?

7. Describe a pattern of accessing memory that is consistent with the assumption of temporal locality associated with the design of cache memory systems.

8. What is the primary advantage of a synchronous data bus?
9. On systems with large program address spaces (32-bit or 64-bit addresses), the page tables can be very, very large, since there is one entry in the table for every virtual page. Why is it that referencing the page tables using virtual addresses in the kernel reduces the amount of physical memory that is needed for these tables?

10. A cache holds key/value pairs for rapid access. What is the key and what is the value for an entry in the Translation Lookaside Buffer?

11. Draw a simple picture showing a program address space as we have studied it indicating where the program code is locate, the data (the heap), and the stack. Show the directions that the heap and the stack grow while the program is executing.
12. Consider the branch instruction and the pipelined architecture.

   a. What stage of the pipeline is most affected by the fact that branch instructions exist at all? Why?

   b. In order to alleviate the uncertainty about what instruction is next, many branch prediction schemes are available. Briefly describe how you might set the prediction rules for a static branch prediction scheme that does not predict the same result for every branch instruction.