

## Target Code Generation

Input: intermediate language (IL)

Output: target language program

Target languages:

- absolute binary (machine) code
- relocatable binary code
- assembly code
- C

Target code generation must bridge the gap

Craig Chambers

205

CSE 401

## The gap, if target is machine code

IL	Machine Code
global variables	global static memory
unbounded number of interchangeable local variables	fixed number of registers, of various incompatible kinds, plus unbounded number of stack locations
built-in parameter passing & result returning	calling conventions defining where arguments & results are stored and which registers may be overwritten by callee
statements	machine instructions
statements can have arbitrary subexpression trees	statements have restricted operand addressing modes
conditional branches based on integers representing boolean values	conditional branches based on condition codes (maybe)

Craig Chambers

206

CSE 401

## Tasks of code generator

### Register allocation

- for each IL variable,  
select register/stack location/global memory location(s)  
to hold it
- can depend on type of data, which operations manipulate it

### Stack frame layout

- compute layout of each function's stack frame

### Instruction selection

- for each IL instruction (sequence),  
select target language instruction (sequence)
- includes operand addressing mode selection

Can have complex interactions

- instruction selection depends on where operands are allocated
- some IL variables may not need a register, depending on the instructions & addressing modes that are selected

Craig Chambers

207

CSE 401

## Register allocation

Intermediate language uses unlimited temporary variables

- makes ICG easy

Target machine has fixed resources for representing "locals"  
plus other internal things such as the stack pointer

- MIPS, SPARC: 31 registers + 1 always-zero register
- 68k: 16 registers, divided into data and address regs
- x86: 8 word-sized integer registers (with a number of instruction-specific restrictions on use) plus a stack of floating-point data manipulated only indirectly

Registers *much* faster than memory

Must use registers in load/store RISC machines

Consequences:

- should try to keep values in registers if possible
- must reuse registers for many temp vars  
⇒ free registers when no longer needed
- must be able to handle more variables than registers  
⇒ **spill** some variables from register to stack locations
- interacts with instruction selection, on CISCs  
⇒ a real pain

Craig Chambers

208

CSE 401

## Classes of registers

What registers can the allocator use?

### Fixed/dedicated registers

- stack pointer, frame pointer, return address, ...
- claimed by machine architecture, calling convention, or internal convention for special purpose
- not easily available for storing locals

### Scratch registers

- couple of registers kept around for temp values
  - e.g. loading a spilled value from memory in order to operate on it

### Allocatable registers

- remaining registers free for register allocator to exploit

Some registers may be overwritten by called procedures

⇒ caller must save them across calls, if allocated

- caller-saved registers, vs. callee-saved registers

Craig Chambers

209

CSE 401

## Classes of variables

What variables can the allocator try to put in registers?

Temporary variables: easy to allocate

- defined & used exactly once, during expression evaluation
  - ⇒ allocator can free up register when used
- usually not too many in use at one time
  - ⇒ less likely to run out of registers

Local variables: hard, but doable

- need to determine **last use** of variable in order to free reg
- can easily run out of registers
  - ⇒ need to make decision about which variables get regs
- what about assignments to local through pointer?
- what about debugger?

Global variables:

really hard, but doable as a research project

Craig Chambers

210

CSE 401

## Register allocation in MiniJava

Doesn't do any analysis to find last use of local variables

⇒ allocates all local variables to stack locations

- each read of the local variable translated into a load from its stack location
- each assignment to a local variable translated into a store into its stack location

Each IL expression has exactly one use

⇒ allocates result value of IL expression to register

- maintain a set of allocated registers
- allocate an unallocated register for each expr result
- free register when done with expr result
- not too many IL expressions "active" at a time
  - ⇒ unlikely to run out of registers, even on x86
- the MiniJava compiler will die if it runs out of registers for IL expressions :(

X86 register allocator:

- eax, ebx, ecx, edx: allocatable, caller-save registers
- esi, edi: scratch registers
- esp: stack pointer; ebp: frame pointer
- floating-point stack, for double values

Craig Chambers

211

CSE 401

## Stack frame layout

Need space for:

- formals
- local variables
- return address
- (maybe) dynamic link (ptr to calling stack frame)
- (maybe) static link (ptr to lexically-enclosing stack frame)
- other run-time data (e.g. caller-saved registers)

Assign dedicated register(s) to support access to stack frames

- frame pointer (FP): ptr to beginning of stack frame (fixed)
- stack pointer (SP): ptr to end of stack (can move)

Key property:

all data in stack frame is at **fixed, statically computed** offset from FP


- easy to generate fast code to access data in stack frame, even lexically enclosing stack frames
- compute all offsets solely from symbol tables

Craig Chambers

212

CSE 401

## MiniJava/X86 stack frame layout



Craig Chambers

213

CSE 401

## Calling conventions

Need to define responsibilities of caller and callee  
in setting up, tearing down stack frame

Only caller can do some things  
Only callee can do other things  
Some things can be done by either

Need a protocol

CSE 401

## X86 calling sequence

Caller:

- evaluates actual arguments, pushes them on stack
  - in right-to-left order, to support C varargs
  - alternative: 1st  $k$  arguments in registers
- saves caller-save registers in caller's stack
- executes call instruction
  - return address pushed onto the stack by hardware

Callee:

- pushes caller's frame pointer on stack
  - the dynamic link
- sets up callee's frame pointer
- allocates space for locals, caller-saved registers
  - order doesn't matter to calling convention
- starts running callee's code...

Craig Chambers

215

CSE 401

## X86 return sequence

Callee:

- puts returned value in right place  
(eax or floating-point stack)
- deallocates space for locals, caller-saved regs
- pops caller's frame pointer from stack
- pops return address from stack and jumps to it

Caller:

- deallocates space for args
- restores caller-save registers from caller's stack
- continues execution in caller after call...

Craig Chambers

216

CSE 401

## Instruction selection

Given one or more IL instructions,  
pick "best" sequence of target machine instructions  
**with same semantics**

"best" = fastest, shortest, lowest power, ...

Difficulty depends on nature of target instruction set

- RISC: easy
  - usually only one way to do something
  - closely resembles IL instructions
- CISC: hard to do well
  - lots of alternative instructions with similar semantics
  - lots of possible operand addressing modes
  - lots of tradeoffs among speed, size
  - simple RISC-like translation may not be very efficient
- C: easy, as long as C appropriate for desired semantics
  - can leave optimizations to C compiler

Correctness a big issue, particularly if codegen complex

Craig Chambers

217

CSE 401

## Another example

IL code:

`t1 = t1 +.int 1;`

Target code for MIPS:

`add $1,$1,1`

Target code for SPARC:

`add %1,1,%1`

Target code for 68k:

`add.l #1,d1`

or

`inc.l d1`

Target code for x86:

`addl $1,%eax`

or

`incl %eax`

Can have choices

- it's a pain to have choices; requires making decisions

Craig Chambers

219

CSE 401

## Example

IL code:

`t3 = t1 +.int t2;`

Target code for MIPS:

`add $3,$1,$2`

Target code for SPARC:

`add %1,%2,%3`

Target code for 68k:

`mov.l d1,d3  
add.l d2,d3`

Target code for x86 (using gnu asm syntax):

`movl %eax,%ecx  
addl %ebx,%ecx`

1 IL instruction may expand to several target instructions

Craig Chambers

218

CSE 401

## Yet another example

IL code:

`// push x onto stack  
sp = sp -.int 4;  
*sp = t1;`

Target code for MIPS:

`sub $sp,$sp,4  
sw $1,0($sp)`

Target code for SPARC:

`sub %sp,4,%sp  
st %1,[%sp+0]`

Target code for 68k:

`mov.l d1,-(sp)`

Target code for x86:

`pushl %eax`

Several IL code instructions can combine to 1 target instruction

⇒ **hard!**

Craig Chambers

220

CSE 401

## Instruction selection in MiniJava

Expands each IL statement into some number of target machine instructions

- doesn't attempt to combine IL statements together

In CodeGen subdirectory:

- ```
abstract class Target
abstract class Location
• defines abstract methods for emitting machine code for
  statements, e.g. emitVarAssign, emitFieldAssign,
  emitBranchTrue
• defines abstract methods for emitting machine code for
  expressions, e.g. emitVarRead, emitFieldRead,
  emitIntMul
• return Location representing where result is allocated
```

Details of target machines are hidden from IL and the rest of the compiler behind the Target and Location interfaces

Craig Chambers

221

CSE 401

## IL codegen operations

Each IL AST node implements codegen operation

- takes a Target as argument

```
il_program.codegen(target);
```

- does target code generation for whole il\_program onto target
- does codegen for global var decls, fun decls

```
il_fun.codegen(target);
```

- does target code generation for il\_fun onto target
- emits function prologue (including computing stack layout)
- does codegen for each statement
- emits function epilogue

Craig Chambers

222

CSE 401

## IL codegen operations

Each kind of IL statement and expression has a corresponding emit operation defined by the Target class

- invoked by IL statement/expression's codegen operation
- a version of the "visitor" design pattern

```
class ILIntAddExpr extends ILEexpr {
    ILEexpr arg1, arg2;
    ...
    Location codegen(Target target) {
        return target.emitIntAdd(arg1, arg2);
    }
}
```

```
class ILAssignStmt extends ILStmt {
    ILEAssignableExpr lhs;
    ILEexpr rhs;
    ...
    void codegen(Target target) {
        target.emitAssign(lhs, rhs);
    }
}
```

Craig Chambers

223

CSE 401

## Implementing Target and Location

A particular target machine provides a concrete subclass of Target, plus concrete subclasses of Location as needed

E.g. in CodeGen/X86 subdirectory:

```
class X86Target extends Target
```

```
class X86Register extends Location
```

- for expressions whose results are in (integer) registers

```
class X86FloatingPointStack extends Location
```

- for expressions whose results are pushed on the floating-point stack

Could define CodeGen/MIPS, CodeGen/C, etc.

Craig Chambers

224

CSE 401

### An example x86Target emit method

```
Location emitIntConstant(int value) {
    Location result_location =
        allocateReg(ILType.intILType());
    emitOp("movl",
           intOperand(value),
           regOperand(result_location));
    return result_location;
}

Location allocateReg(ILType):
    allocate a new register to hold a value of the given type

void emitOp(String opname, String arg1, ...):
    emit assembly code

String intOperand(int):
    return the asm syntax for an int constant operand

String regOperand(Location):
    return the asm syntax for a reference to a register
```

Craig Chambers

225

CSE 401

### Target code generation for binary operators

What x86 code to generate for *arg1* +.int *arg2*?

x86 int add instruction: addl %arg, %dest  
• semantics: %dest = %dest + %arg;

emit *arg1* into register %arg1  
emit *arg2* into register %arg2  
then?

Craig Chambers

226

CSE 401

### Target code generation for binary operators

```
Location emitIntAdd(ILExpr arg1, ILExpr arg2) {
    Location arg1_location = arg1.codegen(this);
    Location arg2_location = arg2.codegen(this);

    emitOp("addl",
           regOperand(arg2_location),
           regOperand(arg1_location));

    deallocateReg(arg2_location);
    return arg1_location;
}

void deallocateReg(Location):
    deallocate register,
    make available for use by later instructions
```

Craig Chambers

227

CSE 401

### Target code generation for local variable references

What x86 code to generate for *var* read or assignment?

Need to access var's home stack location

x86 stack reference operand: %ebp(offset)  
• semantics: \*(%ebp + offset);  
• %ebp = frame pointer

Craig Chambers

228

CSE 401

## Target code generation for local variable references

```
Location emitVarRead(ILVarDecl var) {
    int var_offset = var.getByteOffset(this);
    ILType var_type = var.getType();
    Location result_location =
        allocateReg(var_type);
    emitOp("movl",
           ptrOffsetOperand(FP, var_offset),
           regOperand(result_location));
    return result_location;
}

void emitVarAssign(ILVarDecl var,
                  Location rhs_location) {
    int var_offset = var.getByteOffset(this);
    emitOp("movl",
           regOperand(rhs_location),
           ptrOffsetOperand(FP, var_offset));
}

int ILVarDecl.getByteOffset(Target):
    return the stack frame offset computed for var

String ptrOffsetOperand(Location, int):
    return the asm syntax for a "*(ptr + offset)" operand
```

Craig Chambers

229

CSE 401

## Target code generation for assignment statements

```
void emitAssign(ILAssignableExpr lhs,
                ILE Expr rhs) {
    Location rhs_location = rhs.codegen(this);
    lhs.codegenAssign(rhs_location, this);
    deallocateReg(rhs_location);
}
```

Each `ILAssignableExpr` implements `codegenAssign`

- invokes appropriate `emitAssign` operation,  
e.g. `emitVarAssign`

Craig Chambers

230

CSE 401

## Target code generation for comparison operators

What code to generate for `arg1 <.int arg2?`

- produce zero or non-zero int value into some result register

MIPS: use an `slt` instruction to compute boolean-valued int result into a register

x86 (and most other machines): no direct instruction

Have comparison instructions, which set condition codes

- e.g. `cmpl %arg2, %arg1`

Later conditional branch instructions can test condition codes

- e.g. `jl, jle, jge, jg, je, jne label`

What code to generate?

Craig Chambers

231

CSE 401

## Target code generation for comparison operators

```
Location emitIntLessThanValue(ILE Expr arg1,
                               ILE Expr arg2) {
    Location arg1_location = arg1.codegen(this);
    Location arg2_location = arg2.codegen(this);
    emitOp("cmpl",
           regOperand(arg2_location),
           regOperand(arg1_location));
    deallocateReg(arg1_location);
    deallocateReg(arg2_location);
    Location result_location =
        allocateReg(ILType.intILType());
    String true_label = getNewLabel();
    emitOp("jl", true_label);
    emitOp("movl", intOperand(0),
           regOperand(result_location));
    String done_label = getNewLabel();
    emitOp("jmp", done_label);
    emitLabel(true_label);
    emitOp("movl", intOperand(1),
           regOperand(result_location));
    emitLabel(done_label);
    return result_location;
}
```

Craig Chambers

232

CSE 401

## Target code generation for branch statements

What code to generate for `iftrue test goto label?`

Craig Chambers

233

CSE 401

## Target code generation for branch statements

```
void emitConditionalBranchTrue(ILExpr test,  
                             ILLabel target){  
    Location test_location = test.codegen(this);  
    emitOp("cmpl", intOperand(0),  
          regOperand(test_location));  
    deallocateReg(test_location);  
    emitOp("jne", target.getName());  
}
```

Craig Chambers

234

CSE 401

## Target code generation for branch statements

What is generated for

`iftrue arg1 <.int arg2 goto label?`

```
<emit arg1 into %arg1>  
<emit arg2 into %arg2>  
cmpl %arg2, %arg1  
jl true_label  
movl $0, %res  
jmp done_label  
true_label:  
    movl $1, %res  
done_label:  
  
    cmpl $0, %res  
    jne label
```

Can we do better?

Craig Chambers

235

CSE 401

## Optimized target code generation for branches

Idea: boolean-valued IL expressions can be generated two ways, depending on their consuming context

- for their value
- for their "condition code"

Existing codegen operation on IL expression produces its value  
New codegenTest operation on IL expression produces its condition code

- X86ComparisonResultLocation represents this result

Now conditional branches evaluate their test expression in the "for condition code" style

```
void emitConditionalBranchTrue(ILExpr test,  
                             ILLabel target){  
    Location test_location =  
        test.codegenTest(this);  
    X86ComparisonResultLoc cc =  
        (X86ComparisonResultLoc) test_location;  
    emitOp("j" + cc.branchTrueOp(),  
          target.getName());  
}
```

Craig Chambers

236

CSE 401

### **IL codegenTest default behavior**

```
class ILExpr extends ILExpr {  
    ...  
    Location codegenTest(Target target) {  
        return target.emitTest(this);  
    }  
}
```

In X86Target class:

```
Location emitTest(ILExpr arg) {  
    Location arg_location = arg.codegen(this);  
    emitOp("cmpl", intOperand(0),  
          regOperand(arg_location));  
    deallocateReg(arg_location);  
    return new X86ComparisonResultLoc("ne");  
}
```

### **IL codegenTest specialized behavior**

```
class ILIntLessThanExpr extends ILExpr {  
    ...  
    Location codegenTest(Target target) {  
        return target.emitIntLessThanTest(arg1,  
   arg2);  
    }  
}
```

In X86Target class:

```
Location emitIntLessThanTest(ILExpr arg1,  
                           ILExpr arg2) {  
    Location arg1_location = arg1.codegen(this);  
    Location arg2_location = arg2.codegen(this);  
    emitOp("cmpl",  
          regOperand(arg2_location),  
          regOperand(arg1_location));  
    deallocateReg(arg1_location);  
    deallocateReg(arg2_location);  
    return new X86ComparisonResultLoc("l");  
}
```